LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
GR CD4051S product image
  • CD4051S thumbnail 1
  • CD4051S thumbnail 2
  • CD4051S thumbnail 3
  • Pinout
  • Footprint
Images for reference only

GR CD4051SRoHS

Manufacturer
GRAsian Brands
MPN
CD4051S
LCSC Part #
C22357615
Packaging
SOP-16
Customer #
Key Attributes
Single 8-channel multiplexer
Datasheetpdf iconGR CD4051S
In-Stock: 1,870
1,870 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1001$ 0.50
50+$ 0.0785$ 3.93
150+$ 0.0676$ 10.14
500+$ 0.0595$ 29.75
2,500+$ 0.053$ 132.50
4,000+$ 0.0497$ 198.80
Standard Packaging4000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Interface/Analog Switches, Multiplexers, Demultiplexers
ManufacturerGR
PackagingSOP-16
FeaturesGlitch-free switching
Operating Temperature0℃~+60℃
Ron80Ω@10V
Number of Channels1
Voltage - Supply3V~15V
Con0.2pF
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging4000
Sales UnitPiece

Introduction

AI Translation

CD4051 is a single 8-channel multiplexer designed using advanced CMOS technology. It is an analog switch in a single-pole eight-throw configuration, featuring three binary channel control inputs (A, B, C) and an enable input INH. The binary input signals control one of the 8 channels to turn on while the remaining channels are turned off.

Features

AI Translation
  • Low input current: I(IN) ≤ 1μA, @V(IN) = V(DD) - V(SS) = 15V, Ta = 25℃
  • Wide supply voltage V(DD) - V(SS) range: 3V ~ 15V
  • Low quiescent current: I(DD) = 0.2μA (typ) @V(DD) - V(SS) = 15V, Ta = 25℃
  • Break-before-make switching eliminates channel overlap
  • Low on-resistance: 60Ω (typ) @V(DD) - V(SS) = V(DD) - V(EE) = 15V, Ta = 25℃
  • SP8T analog switch configuration
  • Channel leakage current: ±100nA (typ) @V(DD) - V(EE) = 15V
  • Package: DIP16, SOP16

Applications

AI Translation
  • Analog and digital multiplexing and demultiplexing
  • Logic level translation for digitally addressed signals
  • Signal gating