LCSC Electronics logoLCSC Electronics svg logo
Anmelden
USD
Alliance Memory AS7C34096A-20TINTR product image
Abbildung ähnlich

Alliance Memory AS7C34096A-20TINTR

Hersteller
Herst.-Teilenr.
AS7C34096A-20TINTR
LCSC-Nr.
C2063450
Verp.
TSOP-44-10.2mm
Kundennummer
Hauptmerkm.
4Mbit Parallel Port (Parallel) TSOP-44-10.2mm Memory RoHS
DatenblattAlliance Memory AS7C34096A-20TINTR
Alternativteile15
Nicht vorrätig
Benachrichtigen
Minimum: 1Vielfaches: 1Verkaufseinheit: Piece
Zur BOM-Liste hinzufügen
Stk.E-Preis(Nur als Referenz)Gesamtbetrag
1+$ 5.1292$ 5.13
200+$ 1.985$ 397.00
500+$ 1.9156$ 957.80
1,000+$ 1.8816$ 1881.60
Standardgehäuse1000/Full Reel
Besserer Preis bei größerer Menge?
$

Produktspezifikationen

Alle
TypBeschreibung
KategorieIntegrated Circuits (ICs)/Memory/Memory
HerstellerAlliance Memory
Verp.TSOP-44-10.2mm
Operating Temperature-40℃~+85℃
FeaturesAuto power-down function
Memory Size4Mbit
Voltage - Supply3V~3.6V;110mA
Access Time20ns
InterfaceParallel Port (Parallel)
Standby Supply Current8mA

Beschreibung

KI-Übersetzung

The AS7C34096A is a high-performance CMOS 4,194,304-bit Static Random Access Memory (SRAM) device organized as 524,288 words x 8 bits. It is designed for memory applications where fast data access, low power, and simple interfacing are desired. Equal address access and cycle times (tAA, tRC, tWC) of 10/12/15/20 ns with output enable access times (tOE) of 4/5/6/7 ns are ideal for high-performance applications. The chip enable input CE permits easy memory expansion with multiple-bank memory systems. When CE is high the device enters standby mode. The device is guaranteed not to exceed 28.8mW power consumption in CMOS standby mode. A write cycle is accomplished by asserting write enable (WE) and chip enable (CE). Data on the input pins I/O1–I/O8 is written on the rising edge of WE (write cycle 1) or CE (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (OE) or write enable (WE). A read cycle is accomplished by asserting output enable (OE) and chip enable (CE), with write enable (WE) high. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, output drivers stay in high-impedance mode. All chip inputs and outputs are TTL-compatible, and operation is from a single 3.3V supply voltage. This device is available as per industry standard 400-mil 36-pin SOJ and 44-pin TSOP 2 packages.

Merkmale

KI-Übersetzung
  • Pin compatible to AS7C34096
  • Industrial and commercial temperature
  • Organization: 524,288 words x 8 bits
  • Center power and ground pins
  • High speed - 10/12/15/20 ns address access time - 4/5/6/7 ns output enable access time
  • Low power consumption: ACTIVE - 650 mW / max @ 10 ns
  • Low power consumption: STANDBY - 28.8 mW / max CMOS
  • Equal access and cycle times
  • Easy memory expansion with CE, OE inputs
  • TTL-compatible, three-state I/O
  • JEDEC standard packages - 400 mil 36-pin SOJ - 44-pin TSOP 2
  • ESD protection ≥2000 volts
  • Latch-up current ≥200 mA

Alternativteile

MPNHerstellerVerpackungVerfügbarkeitStückpreis
AS7C34096A-20TINAlliance MemoryTSOPII-44-10.2mm0$ 6.9153
AS7C34098A-20TINAlliance MemoryTSOPII-44-10.2mm0$ 5.5751
AS7C34098A-20TINTRAlliance MemoryTSOP-44-10.2mm0$ 5.1292
AS7C34098A-20TCNAlliance MemoryTSOP-44-10.2mm0$ 5.5751
AS7C34098A-20TCNTRAlliance MemoryTSOP-44-10.2mm0$ 5.1292
CY7C1041BV33-20ZITInfineon/CYPRESSTSOP-440$ 0.5171
CY7C1041BV33-20ZIInfineon/CYPRESSTSOP-440$ 1.0261
CY7C1041CV33-20ZXEInfineon/CYPRESSTSOPII-440$ 0.1861
AS7C34098A-15TINAlliance MemoryTSOP-44-10.2mm0$ 6.5986
AS7C34098A-15TINTRAlliance MemoryTSOP-44-10.2mm0$ 4.8776
AS7C34096A-15TINTRAlliance MemoryTSOP-44-10.2mm0$ 4.8776
AS7C34096A-10TINTRAlliance MemoryTSOP-44-10.2mm0$ 4.8776
AS7C34096A-12TINTRAlliance MemoryTSOP-44-10.2mm0$ 4.8776
CY7C1049BV33-15ZIInfineon/CYPRESSTSOP-440$ 0.915
CY7C1041BV33L-20ZIInfineon/CYPRESSTSOPII-440$ 1.5562