Infineon SAF82526NV2.2
| Manufacturer | |
| MPN | SAF82526NV2.2 |
| LCSC Part # | C20537718 |
| Packaging | - |
| Customer # | |
| Key Attributes | Specialized |
| Datasheet | Infineon SAF82526NV2.2 |
Products Specifications
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Interface/Specialized | |
| Manufacturer | Infineon | |
| Packaging | - |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Interface/Specialized | |
| Manufacturer | Infineon |
| Type | Description | |
|---|---|---|
| Packaging | - |
Introduction
The SAB 82525 is a High-Level Serial Communication Controller compatible to the SAB 82520 HSCC with extended features and functionality (HSCX). The SAB 82526 is pin and software compatible to the SAB 82525, realizing one HDLC channel (channel B). The HSCX has been designed to implement high-speed communication links using HDLC protocols and to reduce the hardware and software overhead needed for serial synchronous communications. Due to its 8-bit demultiplexed adaptive bus interface it fits perfectly into every Siemens/Intel or Motorola 8- or 16-bit microcontroller or microprocessor system. The data through-put from/to system memory is optimized transferring blocks of data (usually 32 bytes) by means of DMA or interrupt request. Together with the storing capacity of up to 64 bytes in on-chip FIFO’s, the serial interfaces are effectively decoupled from the system bus which drastically reduces the dynamic load and reaction time of the CPU. The HSCX directly supports the X.25 LAPB, the ISDN LAPD, and SDLC (normal response mode) protocols and is capable of handling a large set of layer-2 protocol functions independently from the host processor. Furthermore, the HSCX opens a wide area for applications which use time division multiplex methods (e.g. time-slot oriented PCM systems, systems designed for packet switching, ISDN applications) by its programmable telecom-specific features. The HSCX is fabricated using Siemens advanced ACMOS 3 technology and available in a P-LCC-44 pin package. The data link controller handles all functions necessary to establish and maintain an HDLC data link, such as – Flag insertion and detection, Bit stuffing, CRC generation and checking, Address field recognition. Associated with each serial channel is a set of independent command and status registers (SP-REG) and 64-byte deep FIFO’s for transmit and receive direction.
| Qty | Unit Price(Reference Only) | Total Amount |
|---|---|---|
| 1+ | $ 29.7246 | $ 29.72 |
| 189+ | $ 11.8603 | $ 2241.60 |
| 513+ | $ 11.4638 | $ 5880.93 |
| 999+ | $ 11.2679 | $ 11256.63 |
Standard Packaging27/Full Bag | ||
Products Specifications
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Interface/Specialized | |
| Manufacturer | Infineon | |
| Packaging | - |
| Type | Description | |
|---|---|---|
| Category | Integrated Circuits (ICs)/Interface/Specialized | |
| Manufacturer | Infineon |
| Type | Description | |
|---|---|---|
| Packaging | - |
Introduction
The SAB 82525 is a High-Level Serial Communication Controller compatible to the SAB 82520 HSCC with extended features and functionality (HSCX). The SAB 82526 is pin and software compatible to the SAB 82525, realizing one HDLC channel (channel B). The HSCX has been designed to implement high-speed communication links using HDLC protocols and to reduce the hardware and software overhead needed for serial synchronous communications. Due to its 8-bit demultiplexed adaptive bus interface it fits perfectly into every Siemens/Intel or Motorola 8- or 16-bit microcontroller or microprocessor system. The data through-put from/to system memory is optimized transferring blocks of data (usually 32 bytes) by means of DMA or interrupt request. Together with the storing capacity of up to 64 bytes in on-chip FIFO’s, the serial interfaces are effectively decoupled from the system bus which drastically reduces the dynamic load and reaction time of the CPU. The HSCX directly supports the X.25 LAPB, the ISDN LAPD, and SDLC (normal response mode) protocols and is capable of handling a large set of layer-2 protocol functions independently from the host processor. Furthermore, the HSCX opens a wide area for applications which use time division multiplex methods (e.g. time-slot oriented PCM systems, systems designed for packet switching, ISDN applications) by its programmable telecom-specific features. The HSCX is fabricated using Siemens advanced ACMOS 3 technology and available in a P-LCC-44 pin package. The data link controller handles all functions necessary to establish and maintain an HDLC data link, such as – Flag insertion and detection, Bit stuffing, CRC generation and checking, Address field recognition. Associated with each serial channel is a set of independent command and status registers (SP-REG) and 64-byte deep FIFO’s for transmit and receive direction.
C20537718 EasyEDA Library
Compliance & Export Codes
| Type | Details |
|---|---|
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| Type | Details |
|---|---|
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| Type | Details |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |

