STC Micro IAP15W4K61S4-30I-LQFP32
| Produttore | STC MicroAsian Brands |
| Cod. Prod. | IAP15W4K61S4-30I-LQFP32 |
| Cod. LCSC | C188825 |
| Imballo | LQFP-32(7x7) |
| Numero Cliente | |
| Attr. chiave | Ultra-high-speed 8051 microcontroller, true 12-bit ADC, 8K bytes SRAM, ultra-high-speed quad serial ports; ultra-high-speed serial port, high-speed AD, comparator, wide voltage |
| Scheda Tecnica | STC Micro IAP15W4K61S4-30I-LQFP32 |
| Conformità RoHS | 2 documenti disponibili |
| Parti alternative | 4 |
Specifiche del Prodotto
Tutto
| Tipo | Descrizione | |
|---|---|---|
| Categoria | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Produttore | STC Micro | |
| Imballo | LQFP-32(7x7) | |
| ADC (Bit) | 10bit | |
| Number of I/O | 30 | |
| Voltage - Supply | 2.5V~5.5V | |
| Program Memory Type | FLASH | |
| Program Storage Size | 61KB | |
| CPU Core | 51 Series | |
| Core Size | 8 Bit | |
| CPU Maximum Speed | 30MHz | |
| Oscillator Type | Built-in+External |
| Tipo | Descrizione | |
|---|---|---|
| Categoria | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Produttore | STC Micro | |
| Imballo | LQFP-32(7x7) | |
| ADC (Bit) | 10bit | |
| Number of I/O | 30 | |
| Voltage - Supply | 2.5V~5.5V |
| Tipo | Descrizione | |
|---|---|---|
| Program Memory Type | FLASH | |
| Program Storage Size | 61KB | |
| CPU Core | 51 Series | |
| Core Size | 8 Bit | |
| CPU Maximum Speed | 30MHz | |
| Oscillator Type | Built-in+External |
Aiuto & FeedbackMostra prodotti simili (0) >
Caratteristiche
Traduzione AI
- Wide voltage range: 2.5V ~ 5.5V
- 1 clock/machine cycle, enhanced 8051 core, 7 ~ 12x faster than traditional 8051, 20% faster than STC's early 1T series MCUs (e.g., STC12/11/10 series)
- Low-power design: low-speed mode, idle mode, power-down mode (wake-up via UART/external interrupt or internal power-down wake-up timer)
- Resources supporting power-down wake-up: INT0/INT1 (rising/falling edge), INT2/INT3/INT4 (falling edge); CCP0/CCP1/CCP2/RxD/T0/T2 pins; dedicated internal power-down wake-up timer
- No external reset required; 16 selectable reset threshold voltages during ISP programming; built-in high-reliability reset circuit; built-in hardware WDT reset circuit
- No external crystal required; internal clock configurable from 5MHz ~ 35MHz during ISP programming; internal high-precision R/C oscillator (±0.3% accuracy), ±1% temperature drift (-40℃ ~ +85℃), ±0.6% temperature drift at room temperature (-20℃ ~ +65℃)
- 1K/2K/4K/8K/13K/15.5K bytes on-chip Flash program memory, 100,000+ erase/write cycles; large on-chip EEPROM, 100,000+ erase/write cycles
- ISP/IAP, in-system programmable/in-application programmable, no programmer/emulator required
- High-speed ADC: 8-channel 10-bit, up to 300,000 samples/sec; 3-channel PWM usable as 3-channel DAC or 3× 16-bit timers
- Comparator: supports CMP+ vs. CMP- pin comparison, polling or interrupt, output on CMPO pin (configurable polarity); also supports CMP+ vs. internal reference voltage for external power-down detection
- 3-channel capture/compare unit (CCP/PCA/PWM), can implement 3-channel DAC, 3 timers, or 3 external interrupts (rising/falling edge)
- CCP/PCA high-speed pulse output enables 3-channel 9 ~ 16-bit PWM (per-channel system overhead <0.6%)
- Timer T0 clock output enables high-precision 8 ~ 16-bit PWM (system overhead <0.4%)
- 5 timers total: 3-channel CCP implements 3 timers; 2× 16-bit auto-reload timer/counters (T0/T2) with external clock division output; SysClkO pin also supports divided system clock output
- One ultra-high-speed UART, time-division multiplexed as 3 UARTs; one SPI high-speed synchronous serial interface
- General-purpose I/O (26/18/14 pins), default after reset: quasi-bidirectional/weak pull-up (standard 8051 I/O); four configurable modes: quasi-bidirectional, push-pull/strong pull-up, input-only/high-impedance, open-drain; each I/O pin can sink/source up to 20mA, total chip current not to exceed 120mA
- Large 4096-byte on-chip RAM
- 16/32/40/48/56/58K/61K/63.5K bytes on-chip Flash program memory, 100,000+ erase/write cycles
- Large on-chip EEPROM, 100,000+ erase/write cycles
- High-speed ADC: 8-channel 10-bit, up to 300,000 samples/sec; 8-channel PWM usable as 8-channel DAC
- Comparator: usable as 1-channel ADC and power-down detector; supports external CMP+ vs. CMP- comparison with interrupt and CMPO output (configurable polarity); also supports external CMP+ vs. internal reference voltage
- 6-channel 15-bit dedicated high-precision PWM (with dead-band control) + 2-channel CCP (high-speed pulse output implements 2-channel 11 ~ 16-bit PWM); can implement 8-channel DAC, 2× 16-bit timers, or 2 external interrupts (rising/falling edge)
- 7 timer/counters total: 5× 16-bit auto-reload timer/counters (T0/T1/T2/T3/T4, T0 and T1 compatible with standard 8051 timers), all with clock output capability; SysClkO pin supports divided system clock output (÷1, ÷2, ÷4, or ÷16); 2-channel CCP implements 2 additional timers
- Programmable clock output (divided from internal system clock or external clock input): T0 outputs on P3.5; T1 outputs on P3.4; T2 outputs on P3.0; T3 outputs on P0.4; T4 outputs on P0.6; all 5 timer/counter clock outputs support 1 ~ 65536 division ratios; system clock output on P5.4/SysClkO (STC15 series 8-pin MCUs output main clock on P3.4/MCLKO)
- Ultra-high-speed quad UART: four fully independent high-speed asynchronous serial ports, time-division multiplexed as 9 UARTs
- SPI high-speed synchronous serial interface
- Hardware WDT
- Advanced instruction set architecture, compatible with standard 8051 instruction set, with hardware multiply/divide instructions
- General-purpose I/O (62/46/42/38/30/26 pins), default after reset: quasi-bidirectional/weak pull-up (standard 8051 I/O); four configurable modes: quasi-bidirectional/weak pull-up, push-pull/strong pull-up, input-only/high-impedance, open-drain; each I/O pin can sink/source up to 20mA, total chip current not to exceed 120mA
- Ultra-secure encryption: Macro Crystal 9th-generation encryption technology
- Superior EMI immunity: high ESD protection, passes 20kV ESD test; passes 4kV EFT test; wide voltage range tolerates power supply fluctuations; wide temperature range -40℃ ~ +85℃; significantly reduced EMI with configurable internal clock, 1 clock/machine cycle, supports low-frequency clock
- Ultra-low power consumption: power-down mode <0.4μA (external interrupt wake-up); idle mode typical <1mA; normal operating mode 4mA ~ 6mA; power-down mode wake-up via external interrupt or dedicated internal power-down wake-up timer
- In-system emulation, in-system programming, no dedicated programmer or emulator required, supports remote firmware upgrade
Disponibile: 248
248 Pronta consegna
Minimo: 1Multiplo: 1Unità di vendita: Piece
Aggiungi alla Lista BOM
| Qtà | Pr. unit. | Importo totale |
|---|---|---|
| 1+ | $ 1.9244 | $ 1.92 |
| 10+ | $ 1.628 | $ 16.28 |
| 30+ | $ 1.4429 | $ 43.29 |
| 250+ | $ 1.2529 | $ 313.23 |
| 500+ | $ 1.1678 | $ 583.90 |
| 1,000+ | $ 1.1301 | $ 1130.10 |
Package Standard250/Full Tray | ||
Prezzo migliore per quantità maggiore?
$
Specifiche del Prodotto
Tutto
| Tipo | Descrizione | |
|---|---|---|
| Categoria | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Produttore | STC Micro | |
| Imballo | LQFP-32(7x7) | |
| ADC (Bit) | 10bit | |
| Number of I/O | 30 | |
| Voltage - Supply | 2.5V~5.5V | |
| Program Memory Type | FLASH | |
| Program Storage Size | 61KB | |
| CPU Core | 51 Series | |
| Core Size | 8 Bit | |
| CPU Maximum Speed | 30MHz | |
| Oscillator Type | Built-in+External |
| Tipo | Descrizione | |
|---|---|---|
| Categoria | Integrated Circuits (ICs)/Embedded/Microcontrollers | |
| Produttore | STC Micro | |
| Imballo | LQFP-32(7x7) | |
| ADC (Bit) | 10bit | |
| Number of I/O | 30 | |
| Voltage - Supply | 2.5V~5.5V |
| Tipo | Descrizione | |
|---|---|---|
| Program Memory Type | FLASH | |
| Program Storage Size | 61KB | |
| CPU Core | 51 Series | |
| Core Size | 8 Bit | |
| CPU Maximum Speed | 30MHz | |
| Oscillator Type | Built-in+External |
Aiuto & FeedbackMostra prodotti simili (0) >
Caratteristiche
Traduzione AI
- Wide voltage range: 2.5V ~ 5.5V
- 1 clock/machine cycle, enhanced 8051 core, 7 ~ 12x faster than traditional 8051, 20% faster than STC's early 1T series MCUs (e.g., STC12/11/10 series)
- Low-power design: low-speed mode, idle mode, power-down mode (wake-up via UART/external interrupt or internal power-down wake-up timer)
- Resources supporting power-down wake-up: INT0/INT1 (rising/falling edge), INT2/INT3/INT4 (falling edge); CCP0/CCP1/CCP2/RxD/T0/T2 pins; dedicated internal power-down wake-up timer
- No external reset required; 16 selectable reset threshold voltages during ISP programming; built-in high-reliability reset circuit; built-in hardware WDT reset circuit
- No external crystal required; internal clock configurable from 5MHz ~ 35MHz during ISP programming; internal high-precision R/C oscillator (±0.3% accuracy), ±1% temperature drift (-40℃ ~ +85℃), ±0.6% temperature drift at room temperature (-20℃ ~ +65℃)
- 1K/2K/4K/8K/13K/15.5K bytes on-chip Flash program memory, 100,000+ erase/write cycles; large on-chip EEPROM, 100,000+ erase/write cycles
- ISP/IAP, in-system programmable/in-application programmable, no programmer/emulator required
- High-speed ADC: 8-channel 10-bit, up to 300,000 samples/sec; 3-channel PWM usable as 3-channel DAC or 3× 16-bit timers
- Comparator: supports CMP+ vs. CMP- pin comparison, polling or interrupt, output on CMPO pin (configurable polarity); also supports CMP+ vs. internal reference voltage for external power-down detection
- 3-channel capture/compare unit (CCP/PCA/PWM), can implement 3-channel DAC, 3 timers, or 3 external interrupts (rising/falling edge)
- CCP/PCA high-speed pulse output enables 3-channel 9 ~ 16-bit PWM (per-channel system overhead <0.6%)
- Timer T0 clock output enables high-precision 8 ~ 16-bit PWM (system overhead <0.4%)
- 5 timers total: 3-channel CCP implements 3 timers; 2× 16-bit auto-reload timer/counters (T0/T2) with external clock division output; SysClkO pin also supports divided system clock output
- One ultra-high-speed UART, time-division multiplexed as 3 UARTs; one SPI high-speed synchronous serial interface
- General-purpose I/O (26/18/14 pins), default after reset: quasi-bidirectional/weak pull-up (standard 8051 I/O); four configurable modes: quasi-bidirectional, push-pull/strong pull-up, input-only/high-impedance, open-drain; each I/O pin can sink/source up to 20mA, total chip current not to exceed 120mA
- Large 4096-byte on-chip RAM
- 16/32/40/48/56/58K/61K/63.5K bytes on-chip Flash program memory, 100,000+ erase/write cycles
- Large on-chip EEPROM, 100,000+ erase/write cycles
- High-speed ADC: 8-channel 10-bit, up to 300,000 samples/sec; 8-channel PWM usable as 8-channel DAC
- Comparator: usable as 1-channel ADC and power-down detector; supports external CMP+ vs. CMP- comparison with interrupt and CMPO output (configurable polarity); also supports external CMP+ vs. internal reference voltage
- 6-channel 15-bit dedicated high-precision PWM (with dead-band control) + 2-channel CCP (high-speed pulse output implements 2-channel 11 ~ 16-bit PWM); can implement 8-channel DAC, 2× 16-bit timers, or 2 external interrupts (rising/falling edge)
- 7 timer/counters total: 5× 16-bit auto-reload timer/counters (T0/T1/T2/T3/T4, T0 and T1 compatible with standard 8051 timers), all with clock output capability; SysClkO pin supports divided system clock output (÷1, ÷2, ÷4, or ÷16); 2-channel CCP implements 2 additional timers
- Programmable clock output (divided from internal system clock or external clock input): T0 outputs on P3.5; T1 outputs on P3.4; T2 outputs on P3.0; T3 outputs on P0.4; T4 outputs on P0.6; all 5 timer/counter clock outputs support 1 ~ 65536 division ratios; system clock output on P5.4/SysClkO (STC15 series 8-pin MCUs output main clock on P3.4/MCLKO)
- Ultra-high-speed quad UART: four fully independent high-speed asynchronous serial ports, time-division multiplexed as 9 UARTs
- SPI high-speed synchronous serial interface
- Hardware WDT
- Advanced instruction set architecture, compatible with standard 8051 instruction set, with hardware multiply/divide instructions
- General-purpose I/O (62/46/42/38/30/26 pins), default after reset: quasi-bidirectional/weak pull-up (standard 8051 I/O); four configurable modes: quasi-bidirectional/weak pull-up, push-pull/strong pull-up, input-only/high-impedance, open-drain; each I/O pin can sink/source up to 20mA, total chip current not to exceed 120mA
- Ultra-secure encryption: Macro Crystal 9th-generation encryption technology
- Superior EMI immunity: high ESD protection, passes 20kV ESD test; passes 4kV EFT test; wide voltage range tolerates power supply fluctuations; wide temperature range -40℃ ~ +85℃; significantly reduced EMI with configurable internal clock, 1 clock/machine cycle, supports low-frequency clock
- Ultra-low power consumption: power-down mode <0.4μA (external interrupt wake-up); idle mode typical <1mA; normal operating mode 4mA ~ 6mA; power-down mode wake-up via external interrupt or dedicated internal power-down wake-up timer
- In-system emulation, in-system programming, no dedicated programmer or emulator required, supports remote firmware upgrade
C188825 Libreria EasyEDA
Conformità & Codici di Esportazione
| Tipo | Dettagli |
|---|---|
| RoHS | ROHS Compliant |
| ECCN | |
| CNHTS | 8542319090 |
| USHTS | |
| TARIC | |
| CAHTS | |
| BRHTS | |
| INHTS | |
| MXHTS |
| Tipo | Dettagli |
|---|---|
| RoHS | ROHS Compliant |
| ECCN | |
| CNHTS | 8542319090 |
| USHTS | |
| TARIC |
| Tipo | Dettagli |
|---|---|
| CAHTS | |
| BRHTS | |
| INHTS | |
| MXHTS | |
Parti alternative
| MPN | Produttore | Imballaggio | Disponibilità | Prezzo unitario | ||
|---|---|---|---|---|---|---|
| IAP15L2K61S2-28I-LQFP32 | STC Micro | LQFP-32(7x7) | 13 | $ 1.4497 | ||
| STC15W4K56S4-30I-LQFP32 | STC Micro | LQFP-32(7x7) | 295 | $ 2.5402 | ||
| STC15F2K60S2-28I-LQFP32 | STC Micro | LQFP-32(7x7) | 348 | $ 1.6847 | ||
| IAP15F2K61S2-28I-LQFP32 | STC Micro | LQFP-32(7x7) | 0 | $ 2.1198 |



