LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
Nexperia 74LVC1G00GW,125 product image
  • 74LVC1G00GW,125 thumbnail 1
  • 74LVC1G00GW,125 thumbnail 2
  • Pinout
  • Footprint
Images for reference only

Nexperia 74LVC1G00GW,125RoHS

Manufacturer
Nexperia
MPN
74LVC1G00GW,125
LCSC Part #
C12508
Packaging
SOT-353
Customer #
Key Attributes
Single 2-input NAND gate
Datasheetpdf iconNexperia 74LVC1G00GW,125
In-Stock: 1,240
1,240 In stock, ships now
Add to BOM List
QtyUnit PriceTotal Amount
5+$ 0.1295$ 0.65
50+$ 0.1027$ 5.14
150+$ 0.0893$ 13.40
500+$ 0.0793$ 39.65
3,000+$ 0.0664$ 199.20
6,000+$ 0.0623$ 373.80
Standard Packaging3000/Full Reel
Better price for more quantity?
$

Products Specifications

Show similar products (0) >
TypeDescription
CategoryIntegrated Circuits (ICs)/Logic/Gates and Inverters
ManufacturerNexperia
PackagingSOT-353
Logic Family74LVC Series
Voltage - Supply1.65V~5.5V
Output Logic Level - Low100mV;450mV;300mV;400mV;550mV
Propagation Delay4ns@5V,50pF
FeaturesLocal shutdown mode;Overvoltage-tolerant input
Input Logic Level - Low700mV~800mV
Input Logic Level - High1.7V~2V
Operating Temperature-40℃~+125℃
Output Logic Level - High1.2V;1.9V;2.2V;2.3V;3.8V
Quiescent Current(Iq)4uA
Number of Channels1;2
Current - Output High(IOH)32mA
Current - Output Low(IOL)32mA
Report an ErrorShow similar products (0) >

Additional Information

TypeDetails
Minimum5
Multiple5
Standard Packaging3000
Sales UnitPiece

Introduction

AI Translation

The 74LVC1G00 is a single 2 - input NAND gate. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt - trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Features

AI Translation
  • Wide supply voltage range from 1.65 V to 5.5 V
  • Overvoltage tolerant inputs to 5.5 V
  • High noise immunity
  • CMOS low power dissipation
  • IOFF circuitry provides partial Power - down mode operation
  • ±24 mA output drive (VCC = 3.0 V)
  • Latch - up performance exceeds 250 mA
  • Direct interface with TTL levels
  • Complies with JEDEC standard: JESD8 - 7 (1.65 V to 1.95 V)
  • JESD8 - 5 (2.3 V to 2.7 V)
  • JESD8C (2.7 V to 3.6 V)
  • JESD36 (4.5 V to 5.5 V)
  • ESD protection: HBM: ANSI/ESDA/JEDEC JS - 001 class 2 exceeds 2000 V CDM: ANSI/ESDA/JEDEC JS - 002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from - 40 ℃ to + 85 ℃ and - 40 ℃ to + 125 ℃

Applications

AI Translation
  • Level translator for mixed 3.3 V and 5 V environments
  • TTL-level interface