LCSC Electronics logoLCSC Electronics svg logo
Anmelden
USD
Nexperia 74LVC2G38GD,125 product image
Abbildung ähnlich

Nexperia 74LVC2G38GD,125

Hersteller
Herst.-Teilenr.
74LVC2G38GD,125
LCSC-Nr.
C6089402
Verp.
XSON-8(2x3)
Kundennummer
Hauptmerkm.
Schmitt trigger 1.65V~5.5V 4.2ns@5.5V,50pF 4uA XSON-8(2x3) Gates and Inverters RoHS
DatenblattNexperia 74LVC2G38GD,125
RoHS-Konformität1 Dokumente verfügbar
Nicht vorrätig
Benachrichtigen
Minimum: 1Vielfaches: 1Verkaufseinheit: Piece
Zur BOM-Liste hinzufügen
Stk.E-Preis(Nur als Referenz)Gesamtbetrag
1+$ 0.397$ 0.40
200+$ 0.1585$ 31.70
500+$ 0.1532$ 76.60
1,000+$ 0.1505$ 150.50
Standardgehäuse3000/Full Bag
Besserer Preis bei größerer Menge?
$

Produktspezifikationen

Alle
TypBeschreibung
KategorieIntegrated Circuits (ICs)/Logic/Gates and Inverters
HerstellerNexperia
Verp.XSON-8(2x3)
Input TypeSchmitt trigger
output typeOpen-drain
Logic Family74LVC
Voltage - Supply1.65V~5.5V
Output Logic Level - Low800mV
Propagation Delay4.2ns@5.5V,50pF
FeaturesLocal shutdown mode;Overvoltage-tolerant input
Input Logic Level - Low700mV;800mV
Operating Temperature-40℃~+125℃
Input Logic Level - High1.7V;2V
Output Logic Level - High-
Quiescent Current(Iq)4uA
Current - Output High(IOH)-
Number of Channels2;2
Current - Output Low(IOL)32mA

Beschreibung

KI-Übersetzung

The 74LVC2G38 is a dual 2-input NAND gate with open-drain outputs. Inputs can be driven from either 3.3 V or 5 V devices. This feature allows the use of these devices as translators in mixed 3.3 V and 5 V environments. Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times. This device is fully specified for partial power down applications using IOFF. The IOFF circuitry disables the output, preventing the potentially damaging backflow current through the device when it is powered down.

Merkmale

KI-Übersetzung
  • Wide supply voltage range from 1.65 V to 5.5 V
  • 5 V tolerant outputs for interfacing with 5 V logic
  • Overvoltage tolerant inputs to 5.5 V
  • High noise immunity
  • CMOS low power dissipation
  • IOFF circuitry provides partial Power-down mode operation
  • ±24 mA output drive (VCC = 3.0 V)
  • Open-drain outputs
  • Latch-up performance exceeds 250 mA
  • Direct interface with TTL levels
  • Complies with JEDEC standard: JESD8-7 (1.65 V to 1.95 V) JESD8-5 (2.3 V to 2.7 V) JESD8C (2.7 V to 3.6 V) JESD36 (4.5 V to 5.5 V)
  • ESD protection:
    • HBM: ANSI/ESDA/JEDEC JS-001 class 2 exceeds 2000 V
    • CDM: ANSI/ESDA/JEDEC JS-002 class C3 exceeds 1000 V
  • Multiple package options
  • Specified from -40 °C to +85 °C and -40 °C to +125 °C

Anwendungen

KI-Übersetzung
  • Level translation in mixed 3.3V and 5V environments
  • Interface with 5V logic
  • Direct TTL-level interface