Alliance Memory AS4C128M16D3LB-12BIN

Producent	Alliance Memory
Nr części prod.	AS4C128M16D3LB-12BIN
Nr LCSC	C570201
Opak.	FBGA-96(8x13)
Numer Klienta
Klucz. cechy	2Gbit 800MHz DDR3L SDRAM FBGA-96(8x13) Memory
Karta Katalogowa	Alliance Memory AS4C128M16D3LB-12BIN
Części alternatywne	1

Specyfikacje Produktu

Wszystko

Typ	Opis
Kategoria	Integrated Circuits (ICs)/Memory/Memory
Producent	Alliance Memory
Opak.	FBGA-96(8x13)
Operating Temperature	-40℃~+95℃
Features	Auto precharge function;Data mask function;Dynamic on-chip termination;ZQ calibration function;Asynchronous reset function
Refresh Current	-
Memory Size	2Gbit
Voltage - Supply	1.283V~1.45V;-
Clock Frequency	800MHz
Memory Format	DDR3L SDRAM

Typ	Opis
Kategoria	Integrated Circuits (ICs)/Memory/Memory
Producent	Alliance Memory
Opak.	FBGA-96(8x13)
Operating Temperature	-40℃~+95℃
Features	Auto precharge function;Data mask function;Dynamic on-chip termination;ZQ calibration function;Asynchronous reset function

Tłumaczenie AI

Double-data-rate architecture; two data transfers per clock cycle
The high-speed data transfer is realized by the 8 bits prefetch pipelined architecture
Bi-directional differential data strobe (DQS and DQS) is transmitted/ received with data for capturing data at the receiver
DQS is edge-aligned with data for READs; center-aligned with data for WRITEs
Differential clock inputs (CK and CK)
DLL aligns DQ and DQS transitions with CK transitions
Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
Data mask (DM) for write data
Posted CAS by programmable additive latency for better command and data bus efficiency
On-Die Termination (ODT) for better signal quality
Synchronous ODT
Dynamic ODT
Asynchronous ODT
Multi Purpose Register (MPR) for pre-defined pattern read out
ZQ calibration for DQ drive and ODT
RESET pin for Power-up sequence and reset function
SRT range : Normal/extended
Programmable Output driver impedance control

Brak w magazynie

Powiadom mnie

Minimum: 1Wielokrotność: 1Jednostka sprzedaży: Piece

Dodaj do Listy BOM

Szt.	Cena jedn.(Tylko do wglądu)	Suma całkowita
1+	$ 5.0915	$ 5.09
10+	$ 4.9767	$ 49.77
30+	$ 4.6645	$ 139.94
100+	$ 4.588	$ 458.80
Standardowa Obudowa2090/Full Tray

Lepsza cena za większą ilość?

Wszystko

Typ	Opis
Kategoria	Integrated Circuits (ICs)/Memory/Memory
Producent	Alliance Memory
Opak.	FBGA-96(8x13)
Operating Temperature	-40℃~+95℃
Features	Auto precharge function;Data mask function;Dynamic on-chip termination;ZQ calibration function;Asynchronous reset function
Refresh Current	-
Memory Size	2Gbit
Voltage - Supply	1.283V~1.45V;-
Clock Frequency	800MHz
Memory Format	DDR3L SDRAM

Typ	Opis
Kategoria	Integrated Circuits (ICs)/Memory/Memory
Producent	Alliance Memory
Opak.	FBGA-96(8x13)
Operating Temperature	-40℃~+95℃
Features	Auto precharge function;Data mask function;Dynamic on-chip termination;ZQ calibration function;Asynchronous reset function

Tłumaczenie AI

Double-data-rate architecture; two data transfers per clock cycle
The high-speed data transfer is realized by the 8 bits prefetch pipelined architecture
Bi-directional differential data strobe (DQS and DQS) is transmitted/ received with data for capturing data at the receiver
DQS is edge-aligned with data for READs; center-aligned with data for WRITEs
Differential clock inputs (CK and CK)
DLL aligns DQ and DQS transitions with CK transitions
Commands entered on each positive CK edge; data and data mask referenced to both edges of DQS
Data mask (DM) for write data
Posted CAS by programmable additive latency for better command and data bus efficiency
On-Die Termination (ODT) for better signal quality
Synchronous ODT
Dynamic ODT
Asynchronous ODT
Multi Purpose Register (MPR) for pre-defined pattern read out
ZQ calibration for DQ drive and ODT
RESET pin for Power-up sequence and reset function
SRT range : Normal/extended
Programmable Output driver impedance control

	MPN	Producent	Opakowanie	Dostępność	Cena jednostkowa
	AS4C128M16D3LB-12BCNTR	Alliance Memory	FBGA-96(8x13)	0	$ 8.5945