LCSC Electronics logoLCSC Electronics svg logo
Zaloguj
USD
RENESAS R5F562TABDFM#11 product image
Zdjęcia poglądowe

RENESAS R5F562TABDFM#11

Producent
Nr części prod.
R5F562TABDFM#11
Nr LCSC
C3230574
Opak.
LFQFP-64(10x10)
Numer Klienta
Klucz. cechy
RX 32 Bit 100MHz LFQFP-64(10x10) Microcontrollers RoHS
Karta KatalogowaRENESAS R5F562TABDFM#11
Części alternatywne5
Gwarancja na każde zamówienie
100% Oryginalne · Zwrot lub Wymiana w ciągu 30 Dni
Brak w magazynie
Powiadom mnie
Minimum: 1Wielokrotność: 1Jednostka sprzedaży: Piece
Dodaj do Listy BOM
Szt.Cena jedn.(Tylko do wglądu)Suma całkowita
1+$ 7.9649$ 7.96
200+$ 3.0829$ 616.58
500+$ 2.9749$ 1487.45
1,280+$ 2.9209$ 3738.75
Standardowa Obudowa1280/Full Tray
Lepsza cena za większą ilość?
$

Specyfikacje Produktu

Wszystko
TypOpis
KategoriaIntegrated Circuits (ICs)/Embedded/Microcontrollers
ProducentRENESAS
Opak.LFQFP-64(10x10)
ADC (Bit)12bit
Number of I/O37
Operating Temperature-40℃~+85℃
Program Memory TypeFLASH
Voltage - Supply2.7V~3.6V
EEPROM32KB
Program Storage Size256KB
CPU CoreRX
Core Size32 Bit
CPU Maximum Speed100MHz
Oscillator TypeBuilt-in

Opis

Tłumaczenie AI

RX62T Group, RX62G Group Renesas MCUs 100-MHz 32-bit RX MCUs, FPU, 165 DMIPS, 12-bit ADC (3 S/H circuits, double data register, amplifier, comparator): two units, 10-bit ADC one unit, the three ADC units are capable of simultaneous 7-ch. sampling, 100-MHz PWM (two three-phase complementary channels and four single-phase complementary channels or three three-phase complementary channels and one single-phase complementary channel)

Funkcje

Tłumaczenie AI
  • 32-bit RX CPU core
    • Max. operating frequency: 100 MHz, Capable of 165 DMIPS in operation at 100 MHz
    • Single precision 32-bit IEEE-754 floating point
    • Accumulator handles 64-bit results (for a single instruction) from 32-×32-bit operations
    • Multiplication and division unit handles 32-×32-bit operations (multiplication instructions take one CPU clock cycle)
    • Fast interrupt Divider (fastest instruction execution takes two CPU clock cycles)
    • Fast interrupt
    • CISC Harvard architecture with 5-stage pipeline
    • Variable-length instructions: Ultra-compact code
    • Supports the memory protection unit (MPU)
    • Background JTAG debugging plus high-speed tracing
  • Operating voltage
    • Single 3.3- or 5-V supply; 5-V analog supply is possible with 3.3-V products
  • Low-power design and architecture
    • Four low-power modes
  • On-chip main flash memory, no wait states
    • 100-MHz operation, 10-ns read cycle
    • No wait states for reading at full CPU speed
    • 64-Kbyte/128-Kbyte/256-Kbyte capacities
    • For instructions and operands, User code programmable via the SCI or JTAG
  • On-chip data flash memory
    • Max. 32 Kbytes, reprogrammable up to 30,000 times
    • Erasing and programming impose no load on the CPU
  • On-chip SRAM, no wait states
    • 8-Kbyte/16-Kbyte SRAM, For instructions and operands
  • DMA DTC: The single unit is capable of transfer on multiple channels
  • Reset and supply management
    • Power-on reset (POR)
    • Low voltage detection (LVD) with voltage settings
  • Clock functions
    • External crystal oscillator or internal PLL for operation at 8 to 12.5 MHz
    • Internal 125-kHz LOCO for the IWDT
    • Detection of main oscillator stoppage (for IEC 60730 compliance)
  • Independent watchdog timer (for IEC60730 compliance)
    • 125-kHz LOCO clock operation
    • Software is incapable of stopping the robust WDT
  • Up to 7 communications interfaces
    • 1: CAN (compliant with ISO11898-1), incorporating 32 mailboxes
    • 3: SCIs, with asynchronous mode (incorporating noise cancellation), clock-synchronous mode, and smart-card interface mode
    • 1: I2C bus interface, capable of SMBus operation
    • 1: RSPI
    • 1: LIN
  • Up to 16 16-bit timers
    • 8: 16-bit MTU3: 100-MHz operation, input capture, output compare, two three-phase complementary PWM output channels, complementary PWM imposing no load on the CPU, phase-counting mode
    • 4: 16-bit GPT: 100-MHz operation, input capture, output compare, four complementary single-phase PWM output channels, or one three-phase complementary PWM output channel and one single-phase complementary PWM output channel, complementary PWM imposing no load on the CPU, operation linked with comparator (for counting and control of PWM-signal negation), detection of abnormal oscillation frequencies (for IEC 60730 compliance)
    • 4: 16-bit CMT
  • Generation of delays in PWM waveforms (only for the RX62G Group)
    • The timing with which signals on the 16-bit GPT PWM output pin rise and fall can be controlled with an accuracy of up to 312 ps (in operation at 100 MHz)
  • Three A/D converter units for 1-MHz operation, for a total of 20 channels
    • Three units are capable of simultaneous sampling on seven channels
    • Self diagnosis (for IEC60730 compliance)
    • 8: Two 12-bit ADC units: three sample-and-hold circuits, double data registers, amplifier, comparator
    • 12: Single 10-bit ADC unit
  • CRC (cyclic redundancy check) calculation unit
    • Monitoring of data being transferred (for IEC 60730 compliance)
    • Monitoring of data in memory (for IEC 60730 compliance)
  • Up to 61 input–output ports and up to 21 input-only ports
    • PORT registers: Monitoring of output ports (for IEC 60730 compliance)
  • Operating temp. range
    • -40℃ to +85℃
    • -40℃ to +105℃

Części alternatywne

MPNProducentTyp alternatywnyOpakowanieDostępnośćCena jednostkowa
R5F562TAEDFM#13RENESASPodobneLFQFP-64(10x10)0$ 7.9757
R5F562TABDFM#13RENESASPodobneLFQFP-64(10x10)0$ 8.0024
R5F562TAEDFM#11RENESASPodobneLFQFP-64(10x10)0$ 7.9757
R5F562TABDFM#V1RENESASPodobneLFQFP-64(10x10)0$ 18.7265
R5F562TADDFM#11RENESASPodobneLFQFP-64(10x10)0$ 7.9649