LCSC Electronics logoLCSC Electronics svg logo
Accedi
USD
Carrello
MXIC MX25U6432FZBI02 product image
  • MX25U6432FZBI02 thumbnail 1
  • MX25U6432FZBI02 thumbnail 2
  • MX25U6432FZBI02 thumbnail 3
  • Pinout
  • Footprint
Immagini a scopo illustrativo

MXIC MX25U6432FZBI02

Produttore
MXIC
Cod. Prod.
MX25U6432FZBI02
Cod. LCSC
C6930070
Imballo
USON-8(3x4)
Numero Cliente
Attr. chiave
64M-BIT CMOS MXSMIO (SERIAL MULTI I/O) FLASH MEMORY
Scheda TecnicaMXIC MX25U6432FZBI02
Parti alternative5
Garanzia su ogni ordine
100% Autentico · Reso o Sostituzione entro 30 Giorni

Specifiche del Prodotto

Tutto
TipoDescrizione
CategoriaIntegrated Circuits (ICs)/Memory/Memory
ProduttoreMXIC
ImballoUSON-8(3x4)
Operating Temperature-40℃~+85℃
FeaturesWrite enable latch;Hardware Write Protection;Software Write Protection;Absolute Write Protection
Memory Size64Mbit
Voltage - Supply1.65V~2V
Program / Erase Cycles100,000 cycles
Clock Frequency133MHz
Data Retention - TDR (Year)20 Years
Block Erase Time(tBE)-
Write Cycle Time(tWC)-
Page Programming Time (Tpp)400us
Standby Supply Current-
InterfaceSPI
Aiuto & FeedbackMostra prodotti simili (0) >

Caratteristiche

Traduzione AI
  • Protocol Support - Single I/O, Dual I/O and Quad I/O
  • Quad Peripheral Interface (QPI) available
  • Supports clock frequencies up to 133MHz
  • Program/Erase Suspend and Resume
  • Additional 8K-bit secured OTP
  • Supports Serial Peripheral Interface -- Mode 0 and Mode 3
  • Single Power Supply Operation - 1.65 to 2.0 volts for read, erase, and program operations
  • 67,108,864 x 1 bit structure or 33,554,432 x 2 bits (two I/O mode) structure or 16,777,216 x 4 bits (four I/O mode) structure
  • Latch-up protected to 100mA from -1V to Vcc + 1V
  • Fast read for SPI mode - Supports clock frequencies up to 133MHz for all protocols
  • Supports Fast Read, 2READ, DREAD, 4READ, QREAD instructions
  • Configurable dummy cycle number for fast read operation
  • Supports Performance Enhance Mode - XIP (execute-in-place)
  • Equal 4K byte sectors, or Equal Blocks with 32K bytes or 64K bytes each
  • Any Block can be erased individually
  • Programming: 256byte page buffer
  • Quad Input/Output page program (4PP) to enhance program performance
  • Typical 100,000 erase/program cycles
  • 20 years data retention
  • Input Data Format: 1-byte Command code
  • Advanced Security Features: Block lock protection
  • The BP0 - BP3 and T/B status bit defines the size of the area to be protection against program and erase instructions
  • Advanced sector protection function (Solid Protect)
  • Additional 8K bit Secured OTP: Features unique identifier
  • Factory locked identifiable, and customer lockable
  • Command Reset
  • Electronic Identification - JEDEC 1 - byte manufacturer ID and 2 - byte device ID
  • RES command for 1 - byte Device ID
  • REMS command for 1 - byte manufacturer ID and 1 - byte device ID
  • Supports Serial Flash Discoverable Parameters (SFDP) mode