LCSC Electronics logoLCSC Electronics svg logo
Connexion
USD
onsemi MC74VHC14DTR2G product image
  • MC74VHC14DTR2G thumbnail 1
  • MC74VHC14DTR2G thumbnail 2
  • MC74VHC14DTR2G thumbnail 3
  • Brochage
  • Empreinte
Photos non contractuelles

onsemi MC74VHC14DTR2G

Fabricant
Réf. Fab.
MC74VHC14DTR2G
Réf. LCSC
C96238
Condit.
TSSOP-14
Numéro Client
Caract. clés
MC74VHC14 Hex Schmitt Inverter
Fiche Techniqueonsemi MC74VHC14DTR2G
Conformité RoHS4 documents disponibles
En stock: 1,508
1,508 En stock, expédition immédiate
Minimum: 1Multiple: 1Unité de vente: Piece
Ajouter à la Liste BOM
QtéPrix unit.Montant total
1+$ 0.4132$ 0.41
10+$ 0.3201$ 3.20
30+$ 0.281$ 8.43
100+$ 0.232$ 23.20
500+$ 0.2091$ 104.55
1,000+$ 0.196$ 196.00
Boîtier Standard2500/Full Reel
Meilleur prix pour une plus grande quantité ?
$

Spécifications du Produit

Tout
TypeDescription
CatégorieIntegrated Circuits (ICs)/Logic/Gates and Inverters
Fabricantonsemi
Condit.TSSOP-14
Input TypeSchmitt trigger
Logic Family74VHC
Voltage - Supply2V~5.5V
Output Logic Level - Low100mV
Propagation Delay10.6ns@5V,50pF
FeaturesPower shutdown protection;Noise suppression function
Operating Temperature-55℃~+125℃
Input Logic Level - Low900mV~1.65V
Input Logic Level - High2.2V~3.85V
Number of Circuits6
Output Logic Level - High2.58V~3.94V
Quiescent Current(Iq)2uA
Current - Output High(IOH)8mA
Current - Output Low(IOL)8mA

Description

Traduction par IA

The MC74VHC14 is an advanced high speed CMOS Schmitt inverter fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation. Pin configuration and function are the same as the MC74VHC04 but the inputs have hysteresis and, with its Schmitt trigger function, the VHC14 can be used as a line receiver which will receive slow input signals. The internal circuit is composed of three stages, including a buffer output which provides high noise immunity and stable output. The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems.

Caractéristiques

Traduction par IA
  • High Speed: tpD = 5.5 ns (Typ) at VCC = 5.0 V
  • Low Power Dissipation: ICC = 2.0 μA (Max) at TA = 25°C
  • High Noise Immunity: VNI = VNIL = 28% VCC
  • Power Down Protection Provided on Inputs
  • Balanced Propagation Delays
  • Designed for 2.0 V to 5.5 V Operating Range
  • Low Noise: VOLP = 0.8 V (Max)
  • Pin and Function Compatible with Other Standard Logic Families
  • Latchup Performance Exceeds 300 mA
  • ESD Performance: Human Body Model > 2000 V; Machine Model > 200 V
  • Chip Complexity: 60 FETs or 15 Equivalent Gates
  • These Devices are Pb-Free and are RoHS Compliant