LCSC Electronics logoLCSC Electronics svg logo
Zaloguj
USD
ADI AD9753ASTRL product image
Zdjęcia poglądowe

ADI AD9753ASTRL

Producent
Nr części prod.
AD9753ASTRL
Nr LCSC
C7455588
Opak.
LQFP-48(7x7)
Numer Klienta
Klucz. cechy
AD9753 12bit, 300 MSPS High Speed TxDAC+D/A Converter
Karta KatalogowaADI AD9753ASTRL
Części alternatywne2
Gwarancja na każde zamówienie
100% Oryginalne · Zwrot lub Wymiana w ciągu 30 Dni
Brak w magazynie
Powiadom mnie
Minimum: 1Wielokrotność: 1Jednostka sprzedaży: Piece
Dodaj do Listy BOM
Szt.Cena jedn.(Tylko do wglądu)Suma całkowita
1+$ 75.805$ 75.81
200+$ 30.2475$ 6049.50
500+$ 29.2367$ 14618.35
1,000+$ 28.7366$ 28736.60
Standardowa Obudowa2000/Full Bag
Lepsza cena za większą ilość?
$

Specyfikacje Produktu

Wszystko
TypOpis
KategoriaIntegrated Circuits (ICs)/Data Acquisition/Digital to Analog Converters (DAC)
ProducentADI
Opak.LQFP-48(7x7)
Settling Time11ns
Quiescent Current (Iq)-
Operating Temperature-40℃~+85℃
Voltage - Supply3V~3.6V
FunctionIntegrated phase-locked loop;Built-in reference source;Differential output
Integral non - linearity1.5LSB
Resolution (Bits)12;-
Number of Channels2
Interface Type-

Opis

Tłumaczenie AI

The AD9753 is a dual, muxed port, ultrahigh speed, single-channel, 12-bit CMOS DAC. It integrates a high quality 12-bit TxDAC+ core, a voltage reference, and digital interface circuitry into a small 48-lead LQFP package. The AD9753 offers exceptional ac and dc performance while supporting update rates up to 300 MSPS. The AD9753 has been optimized for ultrahigh speed applications up to 300 MSPS where data rates exceed those possible on a single data interface port DAC. The digital interface consists of two buffered latches as well as control logic. These latches can be time multiplexed to the high speed DAC in several ways. This PLL drives the DAC latch at twice the speed of the externally applied clock and is able to interleave the data from the two input channels. The resulting output data rate is twice that of the two input channels. With the PLL disabled, an external 2× clock may be supplied and divided by two internally. The CLK inputs (CLK + /CLK–) can be driven either differentially or single-ended, with a signal swing as low as 1 Vp-p. The DAC utilizes a segmented current source architecture combined with a proprietary switching technique to reduce glitch energy and to maximize dynamic accuracy. Differential current outputs support single-ended or differential applications. The differential outputs each provide a nominal full-scale current from 2 mA to 20 mA. The AD9753 is manufactured on an advanced low cost 0.35 µm CMOS process. It operates from a single supply of 3.0 V to 3.6 V and consumes 155 mW of power.

Funkcje

Tłumaczenie AI
  • 12-Bit Dual Muxed Port DAC
  • 300 MSPS Output Update Rate
  • Excellent SFDR and IMD Performance
  • SFDR to Nyquist @ 25 MHz Output: 69 dB
  • Internal Clock Doubling PLL
  • Differential or Single-Ended Clock Input
  • On-Chip 1.2 V Reference
  • Single 3.3 V Supply Operation
  • Power Dissipation: 155 mW @ 3.3 V
  • 48-Lead LQFP

Zastosowania

Tłumaczenie AI
  • Communications: LMDS, LMCS, MMDS
  • Base Stations
  • Digital Synthesis
  • QAM and OFDM

Części alternatywne

MPNProducentTyp alternatywnyOpakowanieDostępnośćCena jednostkowa
AD9753ASTZRLADIAlt. opakowanieLQFP-48(7x7)0$ 101.8306
AD9753ASTADIAlt. opakowanieLQFP-48(7x7)0$ 151.5812