LCSC Electronics logoLCSC Electronics svg logo
Zaloguj
USD
Lattice LFCPNX-100-8BBG484I product image
Zdjęcia poglądowe

Lattice LFCPNX-100-8BBG484I

Producent
Nr części prod.
LFCPNX-100-8BBG484I
Nr LCSC
C19979119
Opak.
CABGA-484(19x19)
Numer Klienta
Klucz. cechy
313 96000 24000 CABGA-484(19x19) FPGAs (Field Programmable Gate Array) RoHS
Karta KatalogowaLattice LFCPNX-100-8BBG484I
Gwarancja na każde zamówienie
100% Oryginalne · Zwrot lub Wymiana w ciągu 30 Dni
Brak w magazynie
Powiadom mnie
Minimum: 1Wielokrotność: 1Jednostka sprzedaży: Piece
Dodaj do Listy BOM
Szt.Cena jedn.(Tylko do wglądu)Suma całkowita
1+$ 114.4071$ 114.41
168+$ 45.6494$ 7669.10
504+$ 44.1246$ 22238.80
1,008+$ 43.3708$ 43717.77
Standardowa Obudowa84/Full Tray
Lepsza cena za większą ilość?
$

Specyfikacje Produktu

Wszystko
TypOpis
KategoriaIntegrated Circuits (ICs)/Embedded/FPGAs (Field Programmable Gate Array)
ProducentLattice
Opak.CABGA-484(19x19)
Total RAM capacity3833856bit
Number of I/O313
Number of Logic Elements/Blocks96000
Number of LAB/CLBs24000

Opis

Tłumaczenie AI

CertusPro-NX devices are high-performance, low-power FPGAs manufactured on a 28 nm FD-SOI process. The family offers 17K to 100K logic cells, with up to 7.3 Mb of embedded memory and 240 18×18 multipliers for high-performance DSP processing. Devices include up to 8 programmable sysCLOCK PLLs and 4 hardened SGMII interfaces with on-chip termination. The flexible I/O supports multiple standards, including LVCMOS, LVDS, SSTL, HSTL, and MIPI D-PHY. The architecture also integrates a hardened PCIe controller, a security engine, and hardened ECC circuitry for SEU mitigation. These features make the family well-suited for applications requiring high bandwidth, low power consumption, and reliability.

Funkcje

Tłumaczenie AI
  • 17K to 100K look-up tables
  • Up to 7.3 Mb embedded memory blocks
  • Up to 240 18×18 multipliers
  • Up to 8 programmable sysCLOCK PLLs
  • 4 hard-core SGMII interfaces with on-chip termination
  • Flexible I/O supporting LVCMOS, LVDS, SSTL, HSTL, and MIPI D-PHY standards
  • Hard-core PCIe controller
  • Integrated security engine
  • Hard-core ECC circuitry for single-event upset mitigation