LCSC Electronics logoLCSC Electronics svg logo
Sign In
USD
Cart
TI SN65LVDS388ADBTR product image
  • SN65LVDS388ADBTR thumbnail 1
  • SN65LVDS388ADBTR thumbnail 2
  • SN65LVDS388ADBTR thumbnail 3
  • Pinout
  • Footprint
Images for reference only

TI SN65LVDS388ADBTR

Manufacturer
TI
MPN
SN65LVDS388ADBTR
LCSC Part #
C702015
Packaging
TSSOP-38-4.4mm
Customer #
Key Attributes
High-speed differential line receiver
Datasheetpdf iconTI SN65LVDS388ADBTR
RoHS Compliance2 documents available
In-Stock: 24
24 In stock, ships now
Minimum: 1Multiple: 1Sales Unit: Piece
Add to BOM List
QtyUnit PriceTotal Amount
1+$ 5.7815$ 5.78
10+$ 4.9313$ 49.31
30+$ 4.4271$ 132.81
100+$ 3.9147$ 391.47
500+$ 3.6797$ 1839.85
1,000+$ 3.5737$ 3573.70
Standard Packaging2000/Full Reel
Better price for more quantity?
$

Products Specifications

All
TypeDescription
CategoryIntegrated Circuits (ICs)/Interface/Drivers, Receivers, Transceivers
ManufacturerTI
PackagingTSSOP-38-4.4mm
Logic FamilyLVDS
Voltage - Supply3V~3.6V
Current - Output Low(IOL)8mA
Propagation Delay2.6ns@3.3V,15pF
number of channels8
Operating Temperature-40℃~+85℃
Quiescent Current3mA
Output TypeTri-State
Current - Output High(IOH)8mA
FeaturesFail-safe output;Output enable
Report an ErrorShow similar products (0) >

Introduction

AI Translation

This family of 4-, 8-, or 16-differential line receivers (with optional integrated termination) implements the electrical characteristics of low-voltage differential signaling (LVDS). This signaling technique lowers the output voltage levels of 5-V differential standard levels (such as EIA/TIA-422B) to reduce the power, increase the switching speeds, and allow operation with a 3-V supply rail. Any of the differential receivers provides a valid logical output state with a ±100-mV differential input voltage within the input common-mode voltage range. The input common-mode voltage range allows 1V of ground potential difference between two LVDS nodes. Additionally, the high-speed switching of LVDS signals almost always requires the use of a line impedance matching resistor at the receiving end of the cable or transmission media. The LVDT products eliminate this external resistor by integrating it with the receiver. The intended application of this device and signaling technique is for point-to-point baseband data transmission over controlled impedance media of approximately 100 Ω. The transmission media may be printed-circuit board traces, backplanes, or cables. The large number of receivers integrated into the same substrate along with the low pulse skew of balanced signaling, allows extremely precise timing alignment of clock and data for synchronous parallel data transfers. When used with its companion, the 8- or 16-channel driver (the SN65LVDS389 or SN65LVDS387, respectively), over 200 million data transfers per second in single-edge clocked systems are possible with little power.

Features

AI Translation
  • Four- ('390), Eight- ('388A), or Sixteen- ('386) Line Receivers Meet or Exceed the Requirements of ANSI TIA/EIA-644 Standard
  • Integrated 110-Ω Line Termination Resistors on LVDT Products
  • Designed for Signaling Rates Up to 250 Mbps
  • SN65 Versions Bus-Terminal ESD Exceeds 15 kV
  • Operates From a Single 3.3-V Supply
  • Typical Propagation Delay Time of 2.6 ns
  • Output Skew 100 ps (Typical) Part-To-Part Skew Is Less Than 1 ns
  • LVTTL Levels Are 5-V Tolerant
  • Open-Circuit Fail Safe
  • Flow-Through Pinout
  • Packaged in Thin Shrink Small-Outline Package With 20-mil Terminal Pitch

Applications

AI Translation
  • Wireless Infrastructure
  • Telecom Infrastructure
  • Printer