실제 제품과 다를 수 있음
EDA 모델EasyEDA
MICROCHIP KSZ8567RTXV-VAO
| 제조업체 | |
| 제조사 품번 | KSZ8567RTXV-VAO |
| LCSC 번호 | C5229516 |
| 포장 | TQFP-128(14x14) |
| 고객 번호 | |
| 주요 제원 | TQFP-128(14x14) Drivers, Receivers, Transceivers |
| 데이터시트 | MICROCHIP KSZ8567RTXV-VAO |
제품 사양
전체
| 타입 | 설명 | |
|---|---|---|
| 카테고리 | Integrated Circuits (ICs)/Interface/Drivers, Receivers, Transceivers | |
| 제조업체 | MICROCHIP | |
| 포장 | TQFP-128(14x14) | |
| Voltage - Supply | 3.3V;2.5V;1.8V | |
| Ethernet Speed Standards | 10BASE-T;10BASE-Te;100BASE-TX | |
| number of channels | 7 | |
| Data Rate | 10Mbit/s;100Mbit/s;1Gbit/s | |
| Interface | RGMII;MII;RMII | |
| Features | IEEE1588 timestamp;SupportSyncE;Low-power mode |
| 타입 | 설명 | |
|---|---|---|
| 카테고리 | Integrated Circuits (ICs)/Interface/Drivers, Receivers, Transceivers | |
| 제조업체 | MICROCHIP | |
| 포장 | TQFP-128(14x14) | |
| Voltage - Supply | 3.3V;2.5V;1.8V | |
| Ethernet Speed Standards | 10BASE-T;10BASE-Te;100BASE-TX |
| 타입 | 설명 | |
|---|---|---|
| number of channels | 7 | |
| Data Rate | 10Mbit/s;100Mbit/s;1Gbit/s | |
| Interface | RGMII;MII;RMII | |
| Features | IEEE1588 timestamp;SupportSyncE;Low-power mode |
도움말 및 피드백유사 제품 보기 (0) >
주요 특징
AI 번역
- Switch Management Capabilities
- 10/100Mbps Ethernet switch basic functions: frame buffer management, address look-up table, queue management, MIB counters
- Non-blocking store-and-forward switch fabric assures fast packet delivery by utilizing 4096 entry forwarding table with 256kByte frame buffer
- Jumbo packet support up to 9000 bytes
- Port mirroring/monitoring/sniffing: ingress and/or egress traffic to any port
- Rapid spanning tree protocol (RSTP) support for topology management and ring/linear recovery
- Multiple spanning tree protocol (MSTP) support
- Two Configurable External MAC Ports
- Reduced Gigabit Media Independent Interface (RGMII) v2.0
- Reduced Media Independent Interface (RMII) v1.2 with 50MHz reference clock input/output option
- Media Independent Interface (MII) in PHY/MAC mode
- Five Integrated PHY Ports
- 100BASE-TX/10BASE-T IEEE 802.3
- Fast Link-up option significantly reduces link-up time
- Auto-negotiation and Auto-MDI/MDI-X support
- Energy-Efficient Ethernet (EEE) support with low power idle mode and clock stoppage
- On-chip termination resistors and internal biasing for differential pairs to reduce power
- Advanced Switch Capabilities
- IEEE 802.1Q VLAN support for 128 active VLAN groups and the full range of 4096 VLAN IDs
- IEEE 802.1p/Q tag insertion/removal on per port basis
- VLAN ID on per port or VLAN basis
- IEEE 802.3x full-duplex flow control and half-duplex back pressure collision control
- IEEE 802.1X access control (Port and MAC address)
- IGMP v1/v2/v3 snooping for multicast packet filtering
- IPv6 multicast listener discovery (MLD) snooping
- IPv4/IPv6 QoS support, QoS/CoS packet prioritization
- 802.1p QoS packet classification with 4 priority queues
- Programmable rate limiting at ingress/egress ports
- IEEE 1588v2 PTP and Clock Synchronization
- Transparent Clock (TC) with auto correction update
- Master and slave Ordinary Clock (OC) support
- End-to-end (E2E) or peer-to-peer (P2P)
- PTP multicast and unicast message support
- PTP message transport over IPv4/v6 and IEEE 802.3
- IEEE 1588v2 PTP packet filtering
- Synchronous Ethernet support via recovered clock
- Audio Video Bridging (AVB)
- Compliant with IEEE 802.1BA/AS/Qat/Qav standards
- Priority queuing, Low latency cut-through mode
- gPTP time synchronization, credit-based traffic shaper
- Time aware traffic scheduler per port
- High-speed 4-wire SPI (up to 50MHz), I²C interfaces provide access to all internal registers
- MII Management (MIIM, MDC/MDIO 2-wire) Interface provides access to all PHY registers
- In-band management via any of the data ports
- I/O pin strapping facility to set certain register bits from I/O pins at reset time
- Power Management
- IEEE 802.3az Energy Efficient Ethernet (EEE)
- Energy detect power-down mode on cable disconnect
- Dynamic clock tree control
- Unused ports can be individually powered down
- Full-chip software power-down
- Wake-on-LAN (WoL) standby power mode with PME interrupt output for system wake upon triggered events
응용 분야
AI 번역
- Industrial Ethernet (Profinet, MODBUS, Ethernet/IP)
- Real-time Ethernet networks
- IEC 61850 networks w/ power substation automation
- Industrial control/automation switches
- Networked measurement and control systems
- Test and measurement equipment
품절
재입고 알림
최소값: 1배수: 1판매 단위: Piece
BOM 목록에 추가
| 수량 | 단가(참고용) | 총액 |
|---|---|---|
| 1+ | $ 52.7354 | $ 52.74 |
| 180+ | $ 20.4092 | $ 3673.66 |
| 540+ | $ 19.6913 | $ 10633.30 |
| 990+ | $ 19.3363 | $ 19142.94 |
표준 패키지90/Full Tray | ||
수량이 많을수록 더 좋은 가격?
$
제품 사양
전체
| 타입 | 설명 | |
|---|---|---|
| 카테고리 | Integrated Circuits (ICs)/Interface/Drivers, Receivers, Transceivers | |
| 제조업체 | MICROCHIP | |
| 포장 | TQFP-128(14x14) | |
| Voltage - Supply | 3.3V;2.5V;1.8V | |
| Ethernet Speed Standards | 10BASE-T;10BASE-Te;100BASE-TX | |
| number of channels | 7 | |
| Data Rate | 10Mbit/s;100Mbit/s;1Gbit/s | |
| Interface | RGMII;MII;RMII | |
| Features | IEEE1588 timestamp;SupportSyncE;Low-power mode |
| 타입 | 설명 | |
|---|---|---|
| 카테고리 | Integrated Circuits (ICs)/Interface/Drivers, Receivers, Transceivers | |
| 제조업체 | MICROCHIP | |
| 포장 | TQFP-128(14x14) | |
| Voltage - Supply | 3.3V;2.5V;1.8V | |
| Ethernet Speed Standards | 10BASE-T;10BASE-Te;100BASE-TX |
| 타입 | 설명 | |
|---|---|---|
| number of channels | 7 | |
| Data Rate | 10Mbit/s;100Mbit/s;1Gbit/s | |
| Interface | RGMII;MII;RMII | |
| Features | IEEE1588 timestamp;SupportSyncE;Low-power mode |
도움말 및 피드백유사 제품 보기 (0) >
주요 특징
AI 번역
- Switch Management Capabilities
- 10/100Mbps Ethernet switch basic functions: frame buffer management, address look-up table, queue management, MIB counters
- Non-blocking store-and-forward switch fabric assures fast packet delivery by utilizing 4096 entry forwarding table with 256kByte frame buffer
- Jumbo packet support up to 9000 bytes
- Port mirroring/monitoring/sniffing: ingress and/or egress traffic to any port
- Rapid spanning tree protocol (RSTP) support for topology management and ring/linear recovery
- Multiple spanning tree protocol (MSTP) support
- Two Configurable External MAC Ports
- Reduced Gigabit Media Independent Interface (RGMII) v2.0
- Reduced Media Independent Interface (RMII) v1.2 with 50MHz reference clock input/output option
- Media Independent Interface (MII) in PHY/MAC mode
- Five Integrated PHY Ports
- 100BASE-TX/10BASE-T IEEE 802.3
- Fast Link-up option significantly reduces link-up time
- Auto-negotiation and Auto-MDI/MDI-X support
- Energy-Efficient Ethernet (EEE) support with low power idle mode and clock stoppage
- On-chip termination resistors and internal biasing for differential pairs to reduce power
- Advanced Switch Capabilities
- IEEE 802.1Q VLAN support for 128 active VLAN groups and the full range of 4096 VLAN IDs
- IEEE 802.1p/Q tag insertion/removal on per port basis
- VLAN ID on per port or VLAN basis
- IEEE 802.3x full-duplex flow control and half-duplex back pressure collision control
- IEEE 802.1X access control (Port and MAC address)
- IGMP v1/v2/v3 snooping for multicast packet filtering
- IPv6 multicast listener discovery (MLD) snooping
- IPv4/IPv6 QoS support, QoS/CoS packet prioritization
- 802.1p QoS packet classification with 4 priority queues
- Programmable rate limiting at ingress/egress ports
- IEEE 1588v2 PTP and Clock Synchronization
- Transparent Clock (TC) with auto correction update
- Master and slave Ordinary Clock (OC) support
- End-to-end (E2E) or peer-to-peer (P2P)
- PTP multicast and unicast message support
- PTP message transport over IPv4/v6 and IEEE 802.3
- IEEE 1588v2 PTP packet filtering
- Synchronous Ethernet support via recovered clock
- Audio Video Bridging (AVB)
- Compliant with IEEE 802.1BA/AS/Qat/Qav standards
- Priority queuing, Low latency cut-through mode
- gPTP time synchronization, credit-based traffic shaper
- Time aware traffic scheduler per port
- High-speed 4-wire SPI (up to 50MHz), I²C interfaces provide access to all internal registers
- MII Management (MIIM, MDC/MDIO 2-wire) Interface provides access to all PHY registers
- In-band management via any of the data ports
- I/O pin strapping facility to set certain register bits from I/O pins at reset time
- Power Management
- IEEE 802.3az Energy Efficient Ethernet (EEE)
- Energy detect power-down mode on cable disconnect
- Dynamic clock tree control
- Unused ports can be individually powered down
- Full-chip software power-down
- Wake-on-LAN (WoL) standby power mode with PME interrupt output for system wake upon triggered events
응용 분야
AI 번역
- Industrial Ethernet (Profinet, MODBUS, Ethernet/IP)
- Real-time Ethernet networks
- IEC 61850 networks w/ power substation automation
- Industrial control/automation switches
- Networked measurement and control systems
- Test and measurement equipment
C5229516 EasyEDA 라이브러리
컴플라이언스 & 수출 코드
| 타입 | 세부사항 |
|---|---|
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |
| 타입 | 세부사항 |
|---|---|
| ECCN | EAR99 |
| CNHTS | 8542399000 |
| USHTS | 8542390001 |
| TARIC | 8542399000 |
| 타입 | 세부사항 |
|---|---|
| CAHTS | 8542390000 |
| BRHTS | 85423999 |
| INHTS | 85423900 |
| MXHTS | 8542.39.99 |