{"id":4161,"date":"2026-06-15T05:41:48","date_gmt":"2026-06-15T05:41:48","guid":{"rendered":"https:\/\/blogs.lcsc.com\/blog\/?p=4161"},"modified":"2026-06-16T05:37:21","modified_gmt":"2026-06-16T05:37:21","slug":"4093-cd4093-logic-gate-ics-guide","status":"publish","type":"post","link":"https:\/\/blogs.lcsc.com\/blog\/4093-cd4093-logic-gate-ics-guide\/","title":{"rendered":"4093 CD4093 Logic Gate ICs: Complete Engineering Guide"},"content":{"rendered":"<p>The <a href=\"https:\/\/www.lcsc.com\/category\/975.html?scene=FULL_MATCH&amp;globalKeyword=4093%2520CD4093%2520Logic%2520Gate%2520IC&amp;s_z=n_q_4093%2520CD4093%2520Logic%2520Gate%2520IC\">4093 CD4093 Logic Gate IC<\/a>s are quad 2-input NAND gates built on CMOS technology with Schmitt-trigger inputs. Originally standardised under the CD4000B series, it remains one of the most widely deployed logic devices in embedded systems, industrial controls, and signal-conditioning circuits worldwide.<\/p>\n<p>Unlike standard NAND gates, every input on the 4093 CD4093 passes through a Schmitt trigger \u2014 a comparator with hysteresis \u2014 before reaching the logic core. This single architectural decision gives the device exceptional noise immunity, making it suitable for slow, noisy, or undefined-edge digital signals that would cause conventional CMOS gates to oscillate or latch incorrectly.<\/p>\n<p>Whether you are designing a crystal oscillator, a touch-sensor debounce circuit, or a simple monostable timer, the 4093 CD4093 offers a cost-effective, robust building block backed by decades of cross-vendor support.<\/p>\n<h2>Why 4093 CD4093 Logic Gate ICs Matter in Engineering<\/h2>\n<ul>\n<li>Available from virtually every major semiconductor manufacturer at sub-$0.20 unit pricing<\/li>\n<li>Wide supply voltage range (3 V to 18 V) covers everything from coin-cell battery circuits to 12 V industrial logic<\/li>\n<li>Schmitt-trigger inputs eliminate the need for external RC wave-shaping in oscillator and timer designs<\/li>\n<li>Operates across -55 \u00b0C to +125 \u00b0C, suitable for automotive and industrial environments<\/li>\n<li>SOIC-14, TSSOP-14, and DIP-14 packages support both legacy PCB layouts and modern SMD production<\/li>\n<\/ul>\n<h2>Key Concepts of 4093 CD4093 Logic Gate ICs<\/h2>\n<p>Understanding three core principles is essential before working with the 4093 CD4093 in any design.<\/p>\n<h3>CMOS Logic and Static Power Dissipation<\/h3>\n<p>The CD4093 uses complementary metal-oxide-semiconductor (CMOS) technology. Pull-up and pull-down transistors are never simultaneously on in a stable state, so quiescent current drain is in the nanoampere range. Dynamic power, consumed during switching, scales with frequency and supply voltage: P = C * V^2 * f. At low frequencies this remains negligible, making the 4093 ideal for battery-powered applications.<\/p>\n<h3>Schmitt-Trigger Hysteresis<\/h3>\n<p>Each input on the 4093 CD4093 Logic Gate IC has two switching thresholds: a positive-going threshold (V+) and a negative-going threshold (V-). The difference between them is the hysteresis voltage (VH = V+ &#8211; V-). At VDD = 10 V the typical values are:<\/p>\n<ul>\n<li>V+ (positive threshold): approximately 6.0 V<\/li>\n<li>V- (negative threshold): approximately 3.5 V<\/li>\n<li>VH (hysteresis): approximately 2.5 V<\/li>\n<\/ul>\n<p>A signal must cross V+ to switch the output LOW and must fall below V- to switch the output HIGH. Noise spikes smaller than VH cannot cause a false transition \u2014 this is the fundamental noise immunity advantage of the 4093 CD4093 over standard CD4011 NAND gates.<\/p>\n<h3>NAND Boolean Function<\/h3>\n<p>Each gate implements: Y = NOT(A AND B). When both inputs are HIGH, the output is LOW. Any other input combination produces a HIGH output. By tying both inputs of a single gate together, it degenerates to a simple inverter \u2014 a common technique when using the 4093 CD4093 as an oscillator buffer or signal conditioner.<\/p>\n<h2>Architecture \/ How 4093 CD4093 Logic Gate ICs Work<\/h2>\n<p>The CD4093 contains four independent, identical gate cells sharing a common power rail. Each cell consists of two stages: a Schmitt-trigger input stage and a CMOS NAND output stage.<\/p>\n<h3>4093 CD4093 Logic Gate IC Pinout and Components<\/h3>\n<p>The device is housed in a 14-pin package with the following standard pinout (DIP-14 and SOIC-14 are identical):<\/p>\n<table style=\"height: 342px;\" width=\"460\">\n<tbody>\n<tr>\n<td width=\"104\"><strong>Pin<\/strong><\/td>\n<td width=\"104\"><strong>Label<\/strong><\/td>\n<td width=\"104\"><strong>Gate<\/strong><\/td>\n<td width=\"312\"><strong>Function<\/strong><\/td>\n<\/tr>\n<tr>\n<td width=\"104\">1<\/td>\n<td width=\"104\">A1<\/td>\n<td width=\"104\">Gate 1<\/td>\n<td width=\"312\">Input A of Gate 1<\/td>\n<\/tr>\n<tr>\n<td width=\"104\">2<\/td>\n<td width=\"104\">B1<\/td>\n<td width=\"104\">Gate 1<\/td>\n<td width=\"312\">Input B of Gate 1<\/td>\n<\/tr>\n<tr>\n<td width=\"104\">3<\/td>\n<td width=\"104\">Y1<\/td>\n<td width=\"104\">Gate 1<\/td>\n<td width=\"312\">Output of Gate 1<\/td>\n<\/tr>\n<tr>\n<td width=\"104\">4<\/td>\n<td width=\"104\">A2<\/td>\n<td width=\"104\">Gate 2<\/td>\n<td width=\"312\">Input A of Gate 2<\/td>\n<\/tr>\n<tr>\n<td width=\"104\">5<\/td>\n<td width=\"104\">B2<\/td>\n<td width=\"104\">Gate 2<\/td>\n<td width=\"312\">Input B of Gate 2<\/td>\n<\/tr>\n<tr>\n<td width=\"104\">6<\/td>\n<td width=\"104\">Y2<\/td>\n<td width=\"104\">Gate 2<\/td>\n<td width=\"312\">Output of Gate 2<\/td>\n<\/tr>\n<tr>\n<td width=\"104\">7<\/td>\n<td width=\"104\">GND<\/td>\n<td width=\"104\">Power<\/td>\n<td width=\"312\">Negative supply (0 V)<\/td>\n<\/tr>\n<tr>\n<td width=\"104\">8<\/td>\n<td width=\"104\">Y3<\/td>\n<td width=\"104\">Gate 3<\/td>\n<td width=\"312\">Output of Gate 3<\/td>\n<\/tr>\n<tr>\n<td width=\"104\">9<\/td>\n<td width=\"104\">A3<\/td>\n<td width=\"104\">Gate 3<\/td>\n<td width=\"312\">Input A of Gate 3<\/td>\n<\/tr>\n<tr>\n<td width=\"104\">10<\/td>\n<td width=\"104\">B3<\/td>\n<td width=\"104\">Gate 3<\/td>\n<td width=\"312\">Input B of Gate 3<\/td>\n<\/tr>\n<tr>\n<td width=\"104\">11<\/td>\n<td width=\"104\">A4<\/td>\n<td width=\"104\">Gate 4<\/td>\n<td width=\"312\">Input A of Gate 4<\/td>\n<\/tr>\n<tr>\n<td width=\"104\">12<\/td>\n<td width=\"104\">B4<\/td>\n<td width=\"104\">Gate 4<\/td>\n<td width=\"312\">Input B of Gate 4<\/td>\n<\/tr>\n<tr>\n<td width=\"104\">13<\/td>\n<td width=\"104\">Y4<\/td>\n<td width=\"104\">Gate 4<\/td>\n<td width=\"312\">Output of Gate 4<\/td>\n<\/tr>\n<tr>\n<td width=\"104\">14<\/td>\n<td width=\"104\">VDD<\/td>\n<td width=\"104\">Power<\/td>\n<td width=\"312\">Positive supply (3 V to 18 V)<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n<h3>4093 CD4093 Internal Signal Workflow<\/h3>\n<p>Tracing a signal through a single gate cell illustrates the full workflow:<\/p>\n<ol>\n<li>Input signal arrives at the Schmitt-trigger comparator. The comparator checks whether the signal has crossed V+ (going HIGH) or V- (going LOW).<\/li>\n<li>Once a threshold is crossed, the Schmitt stage produces a clean digital edge, rejecting any noise below the hysteresis voltage.<\/li>\n<li>The clean edge feeds into the CMOS NAND logic core, where two p-channel pull-ups and two n-channel pull-downs implement the Boolean function Y = NOT(A AND B).<\/li>\n<li>The output stage drives the result onto the output pin with rail-to-rail swing under low-load conditions.<\/li>\n<\/ol>\n<h2>Technical Specifications of 4093 CD4093 Logic Gate ICs<\/h2>\n<p>The table below summarises the key datasheet parameters for the CD4093B series at the three most common supply voltages.<\/p>\n<table style=\"height: 423px;\" width=\"560\">\n<tbody>\n<tr>\n<td width=\"187\"><strong>Parameter<\/strong><\/td>\n<td width=\"69\"><strong>Symbol<\/strong><\/td>\n<td width=\"69\"><strong>@ 5 V<\/strong><\/td>\n<td width=\"69\"><strong>@ 10 V<\/strong><\/td>\n<td width=\"69\"><strong>@ 15 V<\/strong><\/td>\n<td width=\"160\"><strong>Notes<\/strong><\/td>\n<\/tr>\n<tr>\n<td width=\"187\">Supply Voltage Range<\/td>\n<td width=\"69\">VDD<\/td>\n<td width=\"69\">3\u201318 V<\/td>\n<td width=\"69\">3\u201318 V<\/td>\n<td width=\"69\">3\u201318 V<\/td>\n<td width=\"160\">Absolute max 18 V<\/td>\n<\/tr>\n<tr>\n<td width=\"187\">Positive Threshold (typ.)<\/td>\n<td width=\"69\">V+<\/td>\n<td width=\"69\">3.0 V<\/td>\n<td width=\"69\">6.0 V<\/td>\n<td width=\"69\">9.0 V<\/td>\n<td width=\"160\">~60% of VDD<\/td>\n<\/tr>\n<tr>\n<td width=\"187\">Negative Threshold (typ.)<\/td>\n<td width=\"69\">V-<\/td>\n<td width=\"69\">1.8 V<\/td>\n<td width=\"69\">3.5 V<\/td>\n<td width=\"69\">5.0 V<\/td>\n<td width=\"160\">~35% of VDD<\/td>\n<\/tr>\n<tr>\n<td width=\"187\">Hysteresis (typ.)<\/td>\n<td width=\"69\">VH<\/td>\n<td width=\"69\">1.2 V<\/td>\n<td width=\"69\">2.5 V<\/td>\n<td width=\"69\">4.0 V<\/td>\n<td width=\"160\">Improves with VDD<\/td>\n<\/tr>\n<tr>\n<td width=\"187\">Propagation Delay (typ.)<\/td>\n<td width=\"69\">tpd<\/td>\n<td width=\"69\">125 ns<\/td>\n<td width=\"69\">60 ns<\/td>\n<td width=\"69\">40 ns<\/td>\n<td width=\"160\">CL = 50 pF<\/td>\n<\/tr>\n<tr>\n<td width=\"187\">Quiescent Supply Current<\/td>\n<td width=\"69\">IDD<\/td>\n<td width=\"69\">1 \u00b5A<\/td>\n<td width=\"69\">2 \u00b5A<\/td>\n<td width=\"69\">4 \u00b5A<\/td>\n<td width=\"160\">Per device, max<\/td>\n<\/tr>\n<tr>\n<td width=\"187\">Output High Voltage<\/td>\n<td width=\"69\">VOH<\/td>\n<td width=\"69\">4.95 V<\/td>\n<td width=\"69\">9.95 V<\/td>\n<td width=\"69\">14.95 V<\/td>\n<td width=\"160\">IOH = -1 mA<\/td>\n<\/tr>\n<tr>\n<td width=\"187\">Output Low Voltage<\/td>\n<td width=\"69\">VOL<\/td>\n<td width=\"69\">0.05 V<\/td>\n<td width=\"69\">0.05 V<\/td>\n<td width=\"69\">0.05 V<\/td>\n<td width=\"160\">IOL = 1 mA<\/td>\n<\/tr>\n<tr>\n<td width=\"187\">Input Capacitance (typ.)<\/td>\n<td width=\"69\">CIN<\/td>\n<td width=\"69\">5 pF<\/td>\n<td width=\"69\">5 pF<\/td>\n<td width=\"69\">5 pF<\/td>\n<td width=\"160\">Per input pin<\/td>\n<\/tr>\n<tr>\n<td width=\"187\">Operating Temperature<\/td>\n<td width=\"69\">TA<\/td>\n<td width=\"69\">-55 to +125 \u00b0C<\/td>\n<td width=\"69\">-55 to +125 \u00b0C<\/td>\n<td width=\"69\">-55 to +125 \u00b0C<\/td>\n<td width=\"160\">Military grade<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n<h2>Implementation Guide for 4093 CD4093 Logic Gate ICs<\/h2>\n<p>The following sections walk through three progressive implementation scenarios: basic gate use, RC oscillator design, and multi-gate waveform conditioning.<\/p>\n<h3>Setup: Power Supply and Decoupling<\/h3>\n<p>Proper power supply design is the foundation of reliable 4093 CD4093 operation.<\/p>\n<ul>\n<li>Place a 100 nF ceramic decoupling capacitor between VDD (pin 14) and GND (pin 7), located within 5 mm of the IC body.<\/li>\n<li>For noisy environments or long supply traces, add a 10 \u00b5F electrolytic in parallel to handle low-frequency transients.<\/li>\n<li>Leave unused gate inputs tied to GND or VDD \u2014 never float them. Floating CMOS inputs draw unpredictable currents and are a common source of EMC failures.<\/li>\n<li>If operating at 5 V for 5 V-TTL interfacing, confirm that the Schmitt threshold V+ (~3.0 V) is compatible with the driving source&#8217;s VOH specification.<\/li>\n<\/ul>\n<h3>Core Implementation: Astable RC Oscillator<\/h3>\n<p>The most common application of a single 4093 CD4093 gate is a free-running <a href=\"https:\/\/blogs.lcsc.com\/blog\/the-heartbeat-of-modern-technology-how-oscillator-keep-time-and-synchronize-our-world\/\">RC oscillator<\/a>. Connect both inputs of Gate 1 together (wired-AND = inverter mode), then add a feedback resistor and timing capacitor:<\/p>\n<p>Circuit connections:<\/p>\n<ol start=\"5\">\n<li>Wire A1 (pin 1) and B1 (pin 2) together \u2014 this converts Gate 1 into a Schmitt-trigger inverter.<\/li>\n<li>Connect a resistor R1 from Y1 (pin 3) back to the tied inputs (pins 1\u20132).<\/li>\n<li>Connect a capacitor C1 from the tied inputs to GND (pin 7).<\/li>\n<li>The output at Y1 is a square wave. The oscillation frequency is approximated by: f \u2248 1 \/ (1.4 \u00d7 R1 \u00d7 C1).<\/li>\n<\/ol>\n<p>For f = 1 kHz with C1 = 100 nF: R1 = 1 \/ (1.4 \u00d7 100e-9 \u00d7 1000) \u2248 7.14 k\u03a9. Use R1 = 6.8 k\u03a9 (E24 series) for a value close to target.<\/p>\n<p>Note: The precise frequency depends on VDD, temperature, and component tolerances. For timing-critical designs, replace R1 with a potentiometer or use a crystal oscillator with the remaining gates as buffers.<\/p>\n<h3>Core Implementation: Crystal-Controlled Oscillator<\/h3>\n<p>For stable clock generation, use one gate as a Pierce crystal oscillator and the remaining three as buffers or wave-shapers:<\/p>\n<ol start=\"9\">\n<li>Connect a crystal XTAL between the tied inputs of Gate 1 (inverter mode) and its output.<\/li>\n<li>Add load capacitors (18\u201333 pF typical) from each crystal terminal to GND.<\/li>\n<li>Add a feedback resistor (1 M\u03a9 to 10 M\u03a9) in parallel with the gate to bias the input in its linear region.<\/li>\n<li>Buffer the output through Gate 2 (also in inverter mode) to isolate load capacitance from the oscillator loop.<\/li>\n<\/ol>\n<h3>Optimization Tips for 4093 CD4093 Logic Gate ICs<\/h3>\n<ul>\n<li><strong>Minimize feedback resistor tolerance: <\/strong>Use 1% metal-film resistors for R1 in oscillator designs. Carbon-film resistors drift with temperature, directly shifting oscillation frequency.<\/li>\n<li><strong>Choose C0G\/NP0 capacitors for timing: <\/strong>C0G (NP0) capacitors have near-zero temperature coefficient. Avoid X5R or X7R dielectrics in timing-critical applications.<\/li>\n<li><strong>Drive loads through a buffer gate: <\/strong>Each output can sink\/source only ~1\u20134 mA (VDD-dependent). Use a spare gate as a buffer before driving LEDs, transistors, or longer trace runs.<\/li>\n<li><strong>Exploit hysteresis for slow signals: <\/strong>If your input signal has rise\/fall times &gt; 1 \u00b5s, the Schmitt trigger eliminates the need for external wave-shaping. This is one of the CD4093&#8217;s key design advantages over CD4011.<\/li>\n<li><strong>Keep unused pins terminated: <\/strong>Tie unused input pairs to GND or VDD and tie their outputs to VDD through a 1 k\u03a9 resistor if you need to prevent them from oscillating from parasitic coupling.<\/li>\n<\/ul>\n<h2>Customisation and Configuration of 4093 CD4093 Logic Gate ICs<\/h2>\n<p>The CD4093 is available from multiple vendors with differing temperature grades and package options:<\/p>\n<table style=\"height: 228px;\" width=\"461\">\n<tbody>\n<tr>\n<td width=\"156\"><strong>Variant<\/strong><\/td>\n<td width=\"104\"><strong>Package<\/strong><\/td>\n<td width=\"104\"><strong>Temp Range<\/strong><\/td>\n<td width=\"104\"><strong>VDD Range<\/strong><\/td>\n<td width=\"156\"><strong>Primary Use<\/strong><\/td>\n<\/tr>\n<tr>\n<td width=\"156\">CD4093BE<\/td>\n<td width=\"104\">DIP-14<\/td>\n<td width=\"104\">-55 to +125 \u00b0C<\/td>\n<td width=\"104\">3\u201318 V<\/td>\n<td width=\"156\">Prototyping, legacy PCB<\/td>\n<\/tr>\n<tr>\n<td width=\"156\">CD4093BM<\/td>\n<td width=\"104\">SOIC-14<\/td>\n<td width=\"104\">-55 to +125 \u00b0C<\/td>\n<td width=\"104\">3\u201318 V<\/td>\n<td width=\"156\">SMD production<\/td>\n<\/tr>\n<tr>\n<td width=\"156\">HEF4093BT<\/td>\n<td width=\"104\">SOIC-14<\/td>\n<td width=\"104\">-40 to +125 \u00b0C<\/td>\n<td width=\"104\">3\u201318 V<\/td>\n<td width=\"156\">Industrial (NXP\/Nexperia)<\/td>\n<\/tr>\n<tr>\n<td width=\"156\">MC14093B<\/td>\n<td width=\"104\">DIP-14<\/td>\n<td width=\"104\">-55 to +125 \u00b0C<\/td>\n<td width=\"104\">3\u201318 V<\/td>\n<td width=\"156\">Military\/SpaceCom heritage<\/td>\n<\/tr>\n<tr>\n<td width=\"156\">TC4093BP<\/td>\n<td width=\"104\">DIP-14<\/td>\n<td width=\"104\">-40 to +125 \u00b0C<\/td>\n<td width=\"104\">3\u201318 V<\/td>\n<td width=\"156\">Toshiba, Asia supply chain<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n<h2>Real-World Use Cases of 4093 CD4093 Logic Gate ICs<\/h2>\n<h3>Use Case 1: Infrared Remote Control Receiver Conditioning<\/h3>\n<p>Environment: Consumer electronics, set-top boxes, lighting controllers.<\/p>\n<p>Challenge: The demodulated signal from an IR photodiode often has slow edges and significant noise from ambient fluorescent lighting. Standard logic gates latch or produce glitches on noisy transitions.<\/p>\n<p>Solution: Route the demodulated IR signal through one 4093 CD4093 gate configured as a Schmitt-trigger inverter. The 2.5 V hysteresis (at 10 V VDD) absorbs noise transients, producing a clean digital pulse train for the microcontroller UART or timer input. No external filter capacitor is required, reducing BOM cost and PCB area.<\/p>\n<h3>Use Case 2: Industrial Pushbutton Debouncer<\/h3>\n<p>Environment: PLC auxiliary input modules, factory floor control panels.<\/p>\n<p>Challenge: Mechanical switch contacts bounce for 1\u201350 ms on closure, generating dozens of false logic transitions that corrupt event counters or trigger multiple interrupts.<\/p>\n<p>Solution: An RC network (R = 10 k\u03a9, C = 100 nF; time constant = 1 ms) placed before a 4093 CD4093 input slows the voltage transition well below the bounce duration. The Schmitt trigger then produces a single clean edge regardless of how many times the contact bounces, because the capacitor prevents the voltage from reaching V+ during a bounce. This is more reliable than software debouncing at high interrupt rates.<\/p>\n<h3>Use Case 3: Battery-Powered Sensor Wake-Up Oscillator<\/h3>\n<p>Environment: Wireless IoT sensor nodes, gas or smoke detectors, agricultural monitoring.<\/p>\n<p>Challenge: A low-frequency oscillator (~1 Hz to 10 Hz) is needed to wake a microcontroller periodically, but quiescent current must stay in the microampere range to achieve multi-year battery life.<\/p>\n<p>Solution: One gate of the CD4093 configured as an RC oscillator with R = 1 M\u03a9 and C = 1 \u00b5F produces approximately 0.7 Hz. The total device quiescent current is under 4 \u00b5A at 5 V VDD. The square-wave output connects directly to a GPIO interrupt, waking the MCU for a measurement cycle before returning to sleep. Three remaining gates are tied-off and unused.<\/p>\n<h2>Common Challenges with 4093 CD4093 Logic Gate ICs<\/h2>\n<ul>\n<li><strong>Challenge: Oscillator frequency drifts with temperature.<\/strong> Root cause: resistor and capacitor temperature coefficients. Solution: use C0G capacitors and 1% metal-film resistors; optionally add a negative-temperature-coefficient (NTC) resistor in series to compensate.<\/li>\n<li><strong>Challenge: Output glitching when input hovers near V+ or V-.<\/strong> Root cause: the input RC time constant is too short relative to noise frequency. Solution: increase RC time constant to ensure the signal spends minimal time in the threshold band.<\/li>\n<li><strong>Challenge: Device fails ESD testing on input pins.<\/strong> Root cause: inputs directly exposed to connectors without protection. Solution: add a 1 k\u03a9 series resistor plus a pair of BAV99 Schottky diodes to VDD and GND on any externally exposed input.<\/li>\n<li><strong>Challenge: Interfacing 3.3 V logic outputs to 5 V CD4093 inputs.<\/strong> Root cause: V+ at 5 V is approximately 3.0 V, which is marginal against a 3.3 V VOH. Solution: operate the CD4093 from 3.3 V (it is fully specified down to 3 V) to match the logic family, or use a level-translator IC.<\/li>\n<li><strong>Challenge: Excessive supply current in noisy environment.<\/strong> Root cause: high-frequency noise coupling into floating or improperly terminated inputs causes internal CMOS transistors to switch at MHz rates, dramatically increasing dynamic power. Solution: terminate all unused inputs and add decoupling capacitors.<\/li>\n<\/ul>\n<h2>Best Practices for 4093 CD4093 Logic Gate ICs<\/h2>\n<ul>\n<li>Always decouple VDD with 100 nF ceramic immediately adjacent to the IC; add 10 \u00b5F bulk where supply impedance is a concern.<\/li>\n<li>Tie all unused gate inputs to a defined logic level (GND or VDD); never leave them floating on an assembled board.<\/li>\n<li>Use the Schmitt-trigger hysteresis deliberately: design RC time constants so the input signal crosses both V+ and V- cleanly, not hovering near threshold.<\/li>\n<li>When cascading multiple 4093 stages, account for cumulative propagation delay (up to 125 ns per gate at 5 V, 50 pF) to verify setup and hold timing.<\/li>\n<li>Select the appropriate package for your production process: DIP-14 for prototyping and through-hole assemblies; SOIC-14 or TSSOP-14 for SMT reflow production.<\/li>\n<li>Document the configured use of each gate on the schematic (oscillator, buffer, debouncer) to simplify future PCB revisions and design reviews.<\/li>\n<li>When using as a crystal oscillator, validate startup behavior across the full temperature range. Low-temperature crystal ESR increases and can prevent oscillation if the feedback resistor is too small.<\/li>\n<\/ul>\n<h2>Performance Considerations of 4093 CD4093 Logic Gate ICs<\/h2>\n<h3>Scalability<\/h3>\n<p>A single CD4093 provides four independent gates. For systems requiring more logic, additional devices can be cascaded with no special interfacing \u2014 CMOS output levels drive CMOS inputs directly. However, fan-out is practically limited to 50 or fewer CMOS inputs (input leakage is negligible; the limit is capacitive loading on propagation delay). For high-speed applications above ~10 MHz, consider the 74HC family which offers identical pinout with significantly lower propagation delays.<\/p>\n<h3>Power Efficiency<\/h3>\n<p>The 4093 CD4093 is one of the lowest-static-power logic ICs available. Quiescent current is typically 1\u20134 \u00b5A across the supply range. Dynamic power consumption scales with VDD^2 and operating frequency. At 10 V and 1 MHz, a single gate dissipates approximately 0.5 mW. For micropower applications, keep VDD as low as the system permits and minimise the number of gates switching simultaneously.<\/p>\n<h3>Cost and Availability<\/h3>\n<p>The CD4093 is a mature, widely second-sourced component. Unit pricing in 1,000-piece quantities is typically below $0.15 from distributors such as Mouser, DigiKey, LCSC, and Arrow Electronics. Extended temperature (-55 \u00b0C to +125 \u00b0C) grades carry a modest premium. Short lead times and multiple authorised sources make it highly suitable for high-volume or safety-critical designs where supply chain resilience is required.<\/p>\n<h3>Comparison: CD4093 vs. CD4011 vs. 74HC132<\/h3>\n<table style=\"height: 218px;\" width=\"492\">\n<tbody>\n<tr>\n<td width=\"156\"><strong>Feature<\/strong><\/td>\n<td width=\"156\"><strong>CD4093<\/strong><\/td>\n<td width=\"156\"><strong>CD4011<\/strong><\/td>\n<td width=\"156\"><strong>74HC132<\/strong><\/td>\n<\/tr>\n<tr>\n<td width=\"156\"><strong>Schmitt Inputs<\/strong><\/td>\n<td width=\"156\">Yes<\/td>\n<td width=\"156\">No<\/td>\n<td width=\"156\">Yes<\/td>\n<\/tr>\n<tr>\n<td width=\"156\"><strong>VDD Range<\/strong><\/td>\n<td width=\"156\">3\u201318 V<\/td>\n<td width=\"156\">3\u201318 V<\/td>\n<td width=\"156\">2\u20136 V<\/td>\n<\/tr>\n<tr>\n<td width=\"156\"><strong>tpd @ 5 V<\/strong><\/td>\n<td width=\"156\">125 ns (typ.)<\/td>\n<td width=\"156\">125 ns (typ.)<\/td>\n<td width=\"156\">8 ns (typ.)<\/td>\n<\/tr>\n<tr>\n<td width=\"156\"><strong>Hysteresis @ 5 V<\/strong><\/td>\n<td width=\"156\">~1.2 V<\/td>\n<td width=\"156\">None<\/td>\n<td width=\"156\">~0.7 V<\/td>\n<\/tr>\n<tr>\n<td width=\"156\"><strong>Best for<\/strong><\/td>\n<td width=\"156\">Noisy\/slow signals, oscillators<\/td>\n<td width=\"156\">Clean fast logic<\/td>\n<td width=\"156\">High-speed noise immunity<\/td>\n<\/tr>\n<\/tbody>\n<\/table>\n<h2>Conclusion<\/h2>\n<p>The 4093 CD4093 Logic Gate IC remains a first-choice component wherever noise-immune digital logic is needed without the complexity of microcontrollers or PLDs. Its Schmitt-trigger inputs deliver guaranteed noise rejection, its wide supply range covers the full spectrum from battery-powered IoT devices to 12\u201315 V industrial logic, and its ultra-low quiescent current makes it nearly invisible in power budgets.<\/p>\n<p>Choose the CD4093 when:<\/p>\n<ul>\n<li>Input signals have slow edges, noise, or undefined rise\/fall times<\/li>\n<li>An RC oscillator, monostable, or touch-sensor circuit needs built-in hysteresis<\/li>\n<li>Supply voltage flexibility (3 V to 18 V) is a design requirement<\/li>\n<li>Long-term component availability and multi-source procurement are priorities<\/li>\n<\/ul>\n<p>For applications requiring higher speed (&gt; 20 MHz) or 3.3 V only operation, evaluate the 74HC132 as a pin-compatible alternative with Schmitt-trigger inputs, faster propagation, and lower hysteresis.<\/p>\n<h2>FAQ About 4093 CD4093 Logic Gate ICs<\/h2>\n<h3>Q1: What Is the Difference Between a CD4093 and a CD4011?<\/h3>\n<p>Both ICs contain four 2-input NAND gates in identical 14-pin packages. The key difference is that the CD4093 has Schmitt-trigger inputs and the CD4011 does not. This means the CD4093 has built-in hysteresis (typically 1.2 V at 5 V, 2.5 V at 10 V), making it immune to noise on slow or noisy input signals. The CD4011 requires a clean, well-defined digital signal at its inputs. For oscillator and debounce applications, the CD4093 is the preferred choice; for straightforward logic combinatorics with clean signals, either part works.<\/p>\n<h3>Q2: How Do I Calculate the Oscillation Frequency of a 4093 CD4093 RC Oscillator?<\/h3>\n<p>The approximate formula for a single Schmitt-trigger inverter oscillator (both inputs tied together) is: f \u2248 1 \/ (1.4 \u00d7 R \u00d7 C). For example, R = 100 k\u03a9 and C = 10 nF gives approximately 714 Hz. Note that this formula provides a close estimate; the actual frequency varies by \u00b120\u201330% depending on component tolerances, VDD, and temperature. For precision frequency generation, use a crystal oscillator topology with the CD4093 gate biased as a linear amplifier by a large-value feedback resistor (1 M\u03a9 to 10 M\u03a9).<\/p>\n<h3>Q3: Can I Operate the CD4093 From a 3.3 V Supply Alongside a <a href=\"https:\/\/blogs.lcsc.com\/blog\/hpmicro-powering-the-future-of-embedded-intelligence\/\">Microcontroller<\/a>?<\/h3>\n<p>Yes. The CD4093 is fully specified from 3 V VDD. At 3.3 V the Schmitt thresholds scale to approximately V+ = 2.0 V and V- = 1.2 V, which is compatible with 3.3 V CMOS logic levels (VOH typically 3.0 V or above). However, propagation delay increases at lower supply voltages \u2014 expect approximately 150\u2013200 ns at 3.3 V. If driving the CD4093 from a 5 V system while the microcontroller operates at 3.3 V, run the CD4093 from 3.3 V to avoid input overvoltage, or use a level translator.<\/p>\n<h3>Q4: What Is the Maximum Output Current the CD4093 Can Deliver?<\/h3>\n<p>At VDD = 10 V the output can typically source or sink 1.5 mA continuously while maintaining VOH &gt; 9.95 V or VOL &lt; 0.05 V. At VDD = 5 V this drops to approximately 0.5 mA. The absolute maximum output current is 10 mA, but operating at this level degrades output voltage swing significantly. For loads above 1 mA \u2014 such as LEDs or small transistors \u2014 buffer the CD4093 output through a spare gate or use a dedicated driver IC.<\/p>\n<h3>Q5: What Happens If I Leave a CD4093 Input Pin Floating?<\/h3>\n<p>Floating CMOS inputs on any CD4093 Logic Gate IC are a serious reliability risk. CMOS input impedance is very high (&gt; 10^12 \u03a9), so floating pins pick up ambient noise, electrostatic charge, or cross-talk and can settle at any voltage \u2014 including the mid-rail region between V- and V+. In this region the output is indeterminate and internal CMOS transistors may conduct simultaneously, causing elevated supply current, heating, and potential latch-up in severe cases. Always tie unused inputs to VDD or GND via a 10 k\u03a9 to 100 k\u03a9 resistor, or connect them to the output of the same gate (if using it as a gate) to force a defined state.<\/p>\n<h3>Q6: Is the 4093 CD4093 Suitable for Automotive Applications?<\/h3>\n<p>Yes, with appropriate grade selection. Most CD4093 variants are characterised from -55 \u00b0C to +125 \u00b0C, which covers automotive under-hood conditions as specified by AEC-Q100 Grade 1. Ensure the selected part number has AEC-Q100 qualification if formal automotive traceability is required. Nexperia&#8217;s HEF4093B and Texas Instruments&#8217; CD4093B in SOIC-14 are common choices for automotive-qualified designs. Verify the specific part number&#8217;s qualification status in the distributor&#8217;s parametric data before finalising your BOM.<\/p>\n<h2>Find What You Need on LCSC<\/h2>\n<p>Finding the right 4093 CD4093 Logic Gate IC for your design is straightforward on LCSC. LCSC stocks CD4093 variants from Nexperia, Texas Instruments, and Toshiba across DIP-14, SOIC-14, and TSSOP-14 packages. You can filter by temperature grade, compare prices, and order in any quantity. Browse the full CD4093 catalogue at <a href=\"https:\/\/www.lcsc.com\">LCSC.COM<\/a>.<\/p>\n","protected":false},"excerpt":{"rendered":"<p>The 4093 CD4093 Logic Gate ICs are quad 2-input NAND gates built on CMOS technology with Schmitt-trigger inputs. Originally standardised under the CD4000B series, it remains one of the most widely deployed logic devices in embedded systems, industrial controls, and signal-conditioning circuits worldwide. Unlike standard NAND gates, every input on the 4093 CD4093 passes through [&hellip;]<\/p>\n","protected":false},"author":3,"featured_media":0,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"_monsterinsights_skip_tracking":false,"_monsterinsights_sitenote_active":false,"_monsterinsights_sitenote_note":"","_monsterinsights_sitenote_category":0,"iawp_total_views":16,"footnotes":""},"categories":[27],"tags":[358,357,289,359],"class_list":["post-4161","post","type-post","status-publish","format-standard","hentry","category-electronic-components","tag-358","tag-cd4093","tag-electronic-components","tag-logic-gate-ics"],"blocksy_meta":[],"yoast_head":"<!-- This site is optimized with the Yoast SEO plugin v27.8 - https:\/\/yoast.com\/product\/yoast-seo-wordpress\/ -->\n<title>4093 CD4093 Logic Gate ICs: Complete Engineering Guide - LCSC<\/title>\n<meta name=\"description\" content=\"4093 CD4093 Logic Gate ICs guide: covering pinout, electrical specs, oscillator design, applications, and procurement guidance.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/blogs.lcsc.com\/blog\/4093-cd4093-logic-gate-ics-guide\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"4093 CD4093 Logic Gate ICs: Complete Engineering Guide - LCSC\" \/>\n<meta property=\"og:description\" content=\"4093 CD4093 Logic Gate ICs guide: covering pinout, electrical specs, oscillator design, applications, and procurement guidance.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/blogs.lcsc.com\/blog\/4093-cd4093-logic-gate-ics-guide\/\" \/>\n<meta property=\"og:site_name\" content=\"Blog | LCSC Electronics\" \/>\n<meta property=\"article:published_time\" content=\"2026-06-15T05:41:48+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2026-06-16T05:37:21+00:00\" \/>\n<meta name=\"author\" content=\"LCSC Editor\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"LCSC Editor\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"15 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/4093-cd4093-logic-gate-ics-guide\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/4093-cd4093-logic-gate-ics-guide\\\/\"},\"author\":{\"name\":\"LCSC Editor\",\"@id\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/#\\\/schema\\\/person\\\/11d3b92d0208775e62d7f79a0da4e781\"},\"headline\":\"4093 CD4093 Logic Gate ICs: Complete Engineering Guide\",\"datePublished\":\"2026-06-15T05:41:48+00:00\",\"dateModified\":\"2026-06-16T05:37:21+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/4093-cd4093-logic-gate-ics-guide\\\/\"},\"wordCount\":3067,\"commentCount\":0,\"publisher\":{\"@id\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/#organization\"},\"keywords\":[\"4093\",\"CD4093\",\"Electronic Components\",\"Logic Gate ICs\"],\"articleSection\":[\"Electronic Components\"],\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"CommentAction\",\"name\":\"Comment\",\"target\":[\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/4093-cd4093-logic-gate-ics-guide\\\/#respond\"]}]},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/4093-cd4093-logic-gate-ics-guide\\\/\",\"url\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/4093-cd4093-logic-gate-ics-guide\\\/\",\"name\":\"4093 CD4093 Logic Gate ICs: Complete Engineering Guide - LCSC\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/#website\"},\"datePublished\":\"2026-06-15T05:41:48+00:00\",\"dateModified\":\"2026-06-16T05:37:21+00:00\",\"description\":\"4093 CD4093 Logic Gate ICs guide: covering pinout, electrical specs, oscillator design, applications, and procurement guidance.\",\"breadcrumb\":{\"@id\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/4093-cd4093-logic-gate-ics-guide\\\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/4093-cd4093-logic-gate-ics-guide\\\/\"]}]},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/4093-cd4093-logic-gate-ics-guide\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"4093 CD4093 Logic Gate ICs: Complete Engineering Guide\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/#website\",\"url\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/\",\"name\":\"Blog | LCSC Electronics\",\"description\":\"LCSC Electronics Blogs and News\",\"publisher\":{\"@id\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/#organization\",\"name\":\"Blog | LCSC Electronics\",\"url\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/#\\\/schema\\\/logo\\\/image\\\/\",\"url\":\"https:\\\/\\\/blogs.lcsc.com\\\/wp-content\\\/uploads\\\/2023\\\/10\\\/logo.png\",\"contentUrl\":\"https:\\\/\\\/blogs.lcsc.com\\\/wp-content\\\/uploads\\\/2023\\\/10\\\/logo.png\",\"width\":939,\"height\":180,\"caption\":\"Blog | LCSC Electronics\"},\"image\":{\"@id\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/#\\\/schema\\\/logo\\\/image\\\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/#\\\/schema\\\/person\\\/11d3b92d0208775e62d7f79a0da4e781\",\"name\":\"LCSC Editor\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/0c5d2ddc240c300192ecdc04c2d2f7914d4b02bd00ea81b32e98b698c49e357f?s=96&d=mm&r=g\",\"url\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/0c5d2ddc240c300192ecdc04c2d2f7914d4b02bd00ea81b32e98b698c49e357f?s=96&d=mm&r=g\",\"contentUrl\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/0c5d2ddc240c300192ecdc04c2d2f7914d4b02bd00ea81b32e98b698c49e357f?s=96&d=mm&r=g\",\"caption\":\"LCSC Editor\"},\"url\":\"https:\\\/\\\/blogs.lcsc.com\\\/blog\\\/author\\\/lcsc-editor\\\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"4093 CD4093 Logic Gate ICs: Complete Engineering Guide - LCSC","description":"4093 CD4093 Logic Gate ICs guide: covering pinout, electrical specs, oscillator design, applications, and procurement guidance.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/blogs.lcsc.com\/blog\/4093-cd4093-logic-gate-ics-guide\/","og_locale":"en_US","og_type":"article","og_title":"4093 CD4093 Logic Gate ICs: Complete Engineering Guide - LCSC","og_description":"4093 CD4093 Logic Gate ICs guide: covering pinout, electrical specs, oscillator design, applications, and procurement guidance.","og_url":"https:\/\/blogs.lcsc.com\/blog\/4093-cd4093-logic-gate-ics-guide\/","og_site_name":"Blog | LCSC Electronics","article_published_time":"2026-06-15T05:41:48+00:00","article_modified_time":"2026-06-16T05:37:21+00:00","author":"LCSC Editor","twitter_card":"summary_large_image","twitter_misc":{"Written by":"LCSC Editor","Est. reading time":"15 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/blogs.lcsc.com\/blog\/4093-cd4093-logic-gate-ics-guide\/#article","isPartOf":{"@id":"https:\/\/blogs.lcsc.com\/blog\/4093-cd4093-logic-gate-ics-guide\/"},"author":{"name":"LCSC Editor","@id":"https:\/\/blogs.lcsc.com\/blog\/#\/schema\/person\/11d3b92d0208775e62d7f79a0da4e781"},"headline":"4093 CD4093 Logic Gate ICs: Complete Engineering Guide","datePublished":"2026-06-15T05:41:48+00:00","dateModified":"2026-06-16T05:37:21+00:00","mainEntityOfPage":{"@id":"https:\/\/blogs.lcsc.com\/blog\/4093-cd4093-logic-gate-ics-guide\/"},"wordCount":3067,"commentCount":0,"publisher":{"@id":"https:\/\/blogs.lcsc.com\/blog\/#organization"},"keywords":["4093","CD4093","Electronic Components","Logic Gate ICs"],"articleSection":["Electronic Components"],"inLanguage":"en-US","potentialAction":[{"@type":"CommentAction","name":"Comment","target":["https:\/\/blogs.lcsc.com\/blog\/4093-cd4093-logic-gate-ics-guide\/#respond"]}]},{"@type":"WebPage","@id":"https:\/\/blogs.lcsc.com\/blog\/4093-cd4093-logic-gate-ics-guide\/","url":"https:\/\/blogs.lcsc.com\/blog\/4093-cd4093-logic-gate-ics-guide\/","name":"4093 CD4093 Logic Gate ICs: Complete Engineering Guide - LCSC","isPartOf":{"@id":"https:\/\/blogs.lcsc.com\/blog\/#website"},"datePublished":"2026-06-15T05:41:48+00:00","dateModified":"2026-06-16T05:37:21+00:00","description":"4093 CD4093 Logic Gate ICs guide: covering pinout, electrical specs, oscillator design, applications, and procurement guidance.","breadcrumb":{"@id":"https:\/\/blogs.lcsc.com\/blog\/4093-cd4093-logic-gate-ics-guide\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/blogs.lcsc.com\/blog\/4093-cd4093-logic-gate-ics-guide\/"]}]},{"@type":"BreadcrumbList","@id":"https:\/\/blogs.lcsc.com\/blog\/4093-cd4093-logic-gate-ics-guide\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/blogs.lcsc.com\/blog\/"},{"@type":"ListItem","position":2,"name":"4093 CD4093 Logic Gate ICs: Complete Engineering Guide"}]},{"@type":"WebSite","@id":"https:\/\/blogs.lcsc.com\/blog\/#website","url":"https:\/\/blogs.lcsc.com\/blog\/","name":"Blog | LCSC Electronics","description":"LCSC Electronics Blogs and News","publisher":{"@id":"https:\/\/blogs.lcsc.com\/blog\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/blogs.lcsc.com\/blog\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/blogs.lcsc.com\/blog\/#organization","name":"Blog | LCSC Electronics","url":"https:\/\/blogs.lcsc.com\/blog\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/blogs.lcsc.com\/blog\/#\/schema\/logo\/image\/","url":"https:\/\/blogs.lcsc.com\/wp-content\/uploads\/2023\/10\/logo.png","contentUrl":"https:\/\/blogs.lcsc.com\/wp-content\/uploads\/2023\/10\/logo.png","width":939,"height":180,"caption":"Blog | LCSC Electronics"},"image":{"@id":"https:\/\/blogs.lcsc.com\/blog\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/blogs.lcsc.com\/blog\/#\/schema\/person\/11d3b92d0208775e62d7f79a0da4e781","name":"LCSC Editor","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/0c5d2ddc240c300192ecdc04c2d2f7914d4b02bd00ea81b32e98b698c49e357f?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/0c5d2ddc240c300192ecdc04c2d2f7914d4b02bd00ea81b32e98b698c49e357f?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/0c5d2ddc240c300192ecdc04c2d2f7914d4b02bd00ea81b32e98b698c49e357f?s=96&d=mm&r=g","caption":"LCSC Editor"},"url":"https:\/\/blogs.lcsc.com\/blog\/author\/lcsc-editor\/"}]}},"_links":{"self":[{"href":"https:\/\/blogs.lcsc.com\/blog\/wp-json\/wp\/v2\/posts\/4161","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/blogs.lcsc.com\/blog\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/blogs.lcsc.com\/blog\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/blogs.lcsc.com\/blog\/wp-json\/wp\/v2\/users\/3"}],"replies":[{"embeddable":true,"href":"https:\/\/blogs.lcsc.com\/blog\/wp-json\/wp\/v2\/comments?post=4161"}],"version-history":[{"count":3,"href":"https:\/\/blogs.lcsc.com\/blog\/wp-json\/wp\/v2\/posts\/4161\/revisions"}],"predecessor-version":[{"id":4180,"href":"https:\/\/blogs.lcsc.com\/blog\/wp-json\/wp\/v2\/posts\/4161\/revisions\/4180"}],"wp:attachment":[{"href":"https:\/\/blogs.lcsc.com\/blog\/wp-json\/wp\/v2\/media?parent=4161"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/blogs.lcsc.com\/blog\/wp-json\/wp\/v2\/categories?post=4161"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/blogs.lcsc.com\/blog\/wp-json\/wp\/v2\/tags?post=4161"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}